EEWORLDEEWORLDEEWORLD

Part Number

Search

I603-2AK3H5-20.000

Description
3.2 mm x 5.0 mm Ceramic Package SMD VCXO, TTL / HC-MOS
CategoryPassive components    oscillator   
File Size45KB,2 Pages
ManufacturerILSI
Websitehttp://www.ilsiamerica.com
Download Datasheet Parametric View All

I603-2AK3H5-20.000 Overview

3.2 mm x 5.0 mm Ceramic Package SMD VCXO, TTL / HC-MOS

I603-2AK3H5-20.000 Parametric

Parameter NameAttribute value
MakerILSI
Reach Compliance Codecompliant
Other featuresENABLE/DISABLE FUNCTION; TR, 7/10 INCH
Maximum control voltage3 V
Minimum control voltage0.3 V
maximum descent time10 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate150 ppm
frequency stability25%
JESD-609 codee4
linearity10%
Installation featuresSURFACE MOUNT
Nominal operating frequency20 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeHCMOS/TTL
Output load15 pF
physical size5.0mm x 3.2mm x 1.4mm
longest rise time10 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry60/40 %
Terminal surfaceGOLD OVER NICKEL
3.2 mm x 5.0 mm Ceramic Package SMD VCXO, TTL / HC-MOS
I603 Series
Product Features:
Small Surface Mount Package
CMOS/TTL Compatible Logic Levels
Compatible with Leadfree Processing
Applications:
SD/HD Video
Sonet /SDH
VoIP
T1/E1, T3/E3
Wireless Base Station
Frequency
Output Level (HCMOS)
1.000 MHz to 77.760 MHz (Fund.)
V
OH
= 90% VDD Min.
V
OL
= 10% VDD Max.
50% ±10% Std.(5% optional)
1.0 MHz to 20.0 MHz : 10.0 nS Max.
20.1 MHz to 40.0 MHz : 8.0 nS Max.
40.0 MHz to 77.76 MHz : 5.0 nS Max.
15pF
See Table Below
10 mS Max.
See Input Voltage Table, tolerance ±5 %
1.25 VDC ±1.05 VDC for 2.5 VDC, 1.65 VDC ±1.35 VDC for
3.3 VDC, 2.5 VDC ±2.0 VDC for 5.0 VDC
±100 ppm min. (Std). See Table Below.
1.0 MHz to 20.0 MHz : 10.0 mA Max.
20.1 MHz to 40.0 MHz : 15.0 mA Max.(2.5V/3.3V)
20.1 MHz to 40.0 MHz : 20.0 mA Max.(5.0V)
40.0 MHz to 77.76 MHz : 25.0 mA Max.(2.5V/3.3V)
40.0 MHz to 77.76 MHz : 30.0 mA Max.(5.0V)
70% VDD Min. / 30%VDD Max.
10%
±5ppm/year Max. (±3ppm optional)
1.0 pS Max.
100pS Max.
See Below
-55
C to +125
C
Pin Connection
1
V Control
2
E/D(N.C.)
3
GND
4
Output
5
N.C.(E/D)
6
V
DD
Dimension Units: mm
Recommended Pad Layout
Duty Cycle
Rise / Fall Time
Output Load
Frequency Stability
Start-up Time
Supply Voltage
Control Voltage
Pull Range
Current
Enable/Disable(Pin 2 or Pin 5)
Linearity
Aging
Phase Jitter (12kHz to 20kHz)
Period Jitter (PK-PK)
Temperature
Operating
Storage
Part Number Guide
Package
Operating
Temperature
1 = 0 C to +70 C
2 = -40 C to +85 C
Sample Part Number: I603-1BC3H2-20.000
Stability
Pullability
(in ppm)
F =
20
A =
25
B =
50
B =
50
PPM Min.
C =
100
PPM Min.*
K =
150
PPM Min.*
Supply
Voltage
5 = 5.0 VDC
3 = 3.3 VDC
6 = 2.5 VDC
Enable / Disable
H2 = Enable(pin 2)
H5 = Enable(pin 5)
Frequency
- 20.000 MHz
I603 -
NOTE: A 0.01 µF bypass capacitor is recommended between Vcc (pin 6) and GND (pin 3) to minimize power supply noise. * Not available at all
voltages.
ILSI
America
Phone: 775-851-8880 • Fax: 775-851-8882• e-mail: e-mail@ilsiamerica.com • www.ilsiamerica.com
08/11
Specifications subject to change without notice
P
age 1
How to draw a box on the back panel of labview?
How to draw a box on the back panel of labview?...
阳光依旧笑春风 Programming Basics
Domestic HGI ultra-low power MCU is here!
No one recommends Huada's MCU? Then I recommend you to take a look....
cici-1 Domestic Chip Exchange
How to communicate between USART and PC
/********************************************************************************\File name: main.cDescription; For MSP430F149.Asynchronous communication.Version: 4.20.1 sun_seven\********************...
nillht Microcontroller MCU
Design of stopwatch based on FPGA
I just finished the course design, and I'd like to share a stopwatch program. The experimental version is Altera's EP2C5Q208C8, with a 50MHz crystal. The functions are reset, start and stop, and the d...
yz416154664 FPGA/CPLD
The CORDIC algorithm is designed based on the FPGA signal generator.
I am making a program to generate sine waves using the CORDIC algorithm. It is written in Q2, but modelsim can simulate the sine wave waveform, but the waveform captured by signaltap is reversed. I ca...
liucome199 FPGA/CPLD
New OBD device with intelligent brake light control system
The intelligent brake light control system is a vehicle active safety technology based on visual perception. Through visual enhancement and visual information transmission, it compares and tests vario...
xiongyu0 Automotive Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 88  215  858  1316  2700  2  5  18  27  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号