EEWORLDEEWORLDEEWORLD

Part Number

Search

IC42S16160B-7TL

Description
16M X 16 SYNCHRONOUS DRAM, 5.4 ns, PBGA54
Categorystorage   
File Size712KB,62 Pages
ManufacturerISSI(Integrated Silicon Solution Inc.)
Websitehttp://www.issi.com/
Download Datasheet Parametric View All

IC42S16160B-7TL Overview

16M X 16 SYNCHRONOUS DRAM, 5.4 ns, PBGA54

IC42S16160B-7TL Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals54
Maximum operating temperature70 Cel
Minimum operating temperature0.0 Cel
Maximum supply/operating voltage3.6 V
Minimum supply/operating voltage3 V
Rated supply voltage3.3 V
Processing package description8 X 13 MM, 0.80 MM PITCH, LEAD FREE, MINI, FBGA-54
Lead-freeYes
EU RoHS regulationsYes
stateDISCONTINUED
CraftsmanshipCMOS
packaging shapeRECTANGULAR
Package SizeGRID ARRAY, VERY THIN PROFILE, FINE PITCH
surface mountYes
Terminal formBALL
Terminal spacing0.8000 mm
terminal coatingTIN SILVER COPPER
Terminal locationBOTTOM
Packaging MaterialsPLASTIC/EPOXY
Temperature levelCOMMERCIAL
memory width16
organize16M X 16
storage density2.68E8 deg
operating modeSYNCHRONOUS
Number of digits1.68E7 words
Number of digits16M
Access methodFOUR BANK PAGE BURST
Memory IC typeSYNCHRONOUS DRAM
Number of ports1
Minimum access time5.4 ns
IS42S83200B
IS42S16160B
32Meg x 8, 16Meg x16
256-MBIT SYNCHRONOUS DRAM
SEPTEMBER 2008
FEATURES
• Clock frequency: 166, 143, 133 MHz
• Fully synchronous; all signals referenced to a
positive clock edge
• Internal bank for hiding row access/precharge
• Power supply
IS42S83200B
IS42S16160B
• LVTTL interface
• Programmable burst length
– (1, 2, 4, 8, full page)
• Programmable burst sequence:
Sequential/Interleave
• Auto Refresh (CBR)
• Self Refresh
• 8K refresh cycles every 64 ms
• Random column address every clock cycle
• Programmable
CAS
latency (2, 3 clocks)
• Burst read/write and burst read/single write
operations capability
• Burst termination by burst stop and precharge
command
• Available in Industrial Temperature
• Available in 54-pin TSOP-II and 54-ball BGA
(x16 only)
• Available in Lead-free
V
DDQ
V
DD
3.3V 3.3V
3.3V 3.3V
OVERVIEW
ISSI
's 256Mb Synchronous DRAM achieves high-speed
data transfer using pipeline architecture. All inputs and
outputs signals refer to the rising edge of the clock input.
The 256Mb SDRAM is organized as follows.
IS42S83200B
54-pin TSOPII
IS42S16160B
54-pin TSOPII
54-ball BGA
8M x 8 x 4 Banks 4M x16x4 Banks
KEY TIMING PARAMETERS
Parameter
Clk Cycle Time
CAS
Latency = 3
CAS
Latency = 2
Clk Frequency
CAS
Latency = 3
CAS
Latency = 2
Access Time from Clock
CAS
Latency = 3
CAS
Latency = 2
-6
6
8
166
125
5.4
6.5
-7
7
10
143
100
5.4
6.5
Unit
ns
ns
Mhz
Mhz
ns
ns
Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any
time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are
advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. — www.issi.com
Rev. D
07/28/08
1
Several key points of LED light separation and color separation
, LED application products, especially semiconductor lighting products, have an increasingly strong demand for high-power LEDs , and at the same time, the quality requirements for LEDs are also gettin...
探路者 LED Zone
How to call Connection Manager functions under Smartphones on CE, such as ConnMgrEnumDestinations
I want to call functions such as ConnMgrEnumDestinations and ConnMgrMapURL. According to MSDN, the requirements are Smartphone: Windows Mobile 2002 and later OS Versions: Windows CE 3.0 and later Head...
lingqiang0123 Embedded System
Please advise on chip reset
I want to use the chip max809 to provide the reset signal. I only use one 809 to reset four chips. I wonder if there will be any problem in the driving ability. Can anyone with experience in this area...
dc0556 Analog electronics
The program in CPLD does not run normally
I made a little thing, the communication between CPLD and MCU, and it worked very well at first. No matter how the power is cut off or reset, there will be no problem. However, after leaving the devic...
jialaolian FPGA/CPLD
Is anyone familiar with pulse wave? Paid help.
Is anyone familiar with pulse wave? This may be a very simple problem for experts. I have been studying it for a long time and can't solve it. I need help for a fee. I will pay a lot of money to solve...
bss MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2  1668  1898  132  2722  1  34  39  3  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号