EEWORLDEEWORLDEEWORLD

Part Number

Search

AGLP0605-VQG176YC

Description
FPGA
CategoryProgrammable logic devices    Programmable logic   
File Size7MB,134 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Environmental Compliance
Download Datasheet Parametric View All

AGLP0605-VQG176YC Overview

FPGA

AGLP0605-VQG176YC Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerMicrosemi
package instruction,
Reach Compliance Codecompli
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Maximum time at peak reflow temperatureNOT SPECIFIED
Revision 14
IGLOO PLUS Low Power Flash FPGAs
with Flash*Freeze Technology
Features and Benefits
Low Power
1.2 V to 1.5 V Core Voltage Support for Low Power
Supports Single-Voltage System Operation
5 µW Power Consumption in Flash*Freeze Mode
Low Power Active FPGA Operation
Flash*Freeze
Technology
Enables
Ultra-Low
Power
Consumption while Maintaining FPGA Content
• Configurable Hold Previous State, Tristate, HIGH, or LOW State
per I/O in Flash*Freeze Mode
• Easy Entry To / Exit From Ultra-Low Power Flash*Freeze Mode
Advanced I/O
• 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation
• Bank-Selectable I/O Voltages—4 Banks per Chip on All
IGLOO
®
PLUS Devices
• Single-Ended
I/O
Standards:
LVTTL,
LVCMOS
3.3 V / 2.5 V / 1.8 V / 1.5 V / 1.2 V
• Selectable Schmitt Trigger Inputs
• Wide Range Power Supply Voltage Support per JESD8-B,
Allowing I/Os to Operate from 2.7 V to 3.6 V
• Wide Range Power Supply Voltage Support per JESD8-12,
Allowing I/Os to Operate from 1.14 V to 1.575 V
• I/O Registers on Input, Output, and Enable Paths
• Hot-Swappable and Cold-Sparing I/Os
• Programmable Output Slew Rate and Drive Strength
• Weak Pull-Up/-Down
• IEEE 1149.1 (JTAG) Boundary Scan Test
• Pin-Compatible Small-Footprint Packages across the IGLOO
PLUS Family
• Six CCC Blocks, One with an Integrated PLL
• Configurable Phase Shift, Multiply/Divide, Delay Capabilities,
and External Feedback
• Wide Input Frequency Range (1.5 MHz up to 250 MHz)
Feature Rich
• 30 k to 125 k System Gates
• Up to 36 kbits of True Dual-Port SRAM
• Up to 212 User I/Os
Reprogrammable Flash Technology
130-nm, 7-Layer Metal, Flash-Based CMOS Process
Live-at-Power-Up (LAPU) Level 0 Support
Single-Chip Solution
Retains Programmed Design When Powered Off
250 MHz (1.5 V systems) and 160 MHz (1.2 V systems) System
Performance
Clock Conditioning Circuit (CCC) and PLL
In-System Programming (ISP) and Security
• ISP Using On-Chip 128-Bit Advanced Encryption Standard
(AES) Decryption via JTAG (IEEE 1532–compliant)
• FlashLock
®
Designed to Secure FPGA Contents
Embedded Memory
• 1 kbit of FlashROM User Nonvolatile Memory
• SRAMs and FIFOs with Variable-Aspect-Ratio 4,608-Bit RAM
Blocks (×1, ×2, ×4, ×9, and ×18 organizations)
• True Dual-Port SRAM (except ×18)
High-Performance Routing Hierarchy
• Segmented, Hierarchical Routing and Clock Structure
Table 1 • IGLOO PLUS Product Family
IGLOO PLUS Devices
System Gates
Typical Equivalent Macrocells
VersaTiles (D-flip-flops)
Flash*Freeze Mode (typical, µW)
RAM Kbits (1,024 bits)
4,608-Bit Blocks
Secure (AES) ISP
FlashROM Kbits
Integrated PLL in CCCs
1
VersaNet Globals
2
I/O Banks
Maximum User I/Os
Package Pins
CS
VQ
AGLP030
30,000
256
792
5
1
6
4
120
CS201, CS289
VQ128
AGLP060
60,000
512
1,584
10
18
4
Yes
1
1
18
4
157
CS201, CS289
VQ176
AGLP125
125,000
1,024
3,120
16
36
8
Yes
1
1
18
4
212
CS281, CS289
Notes:
1. AGLP060 in CS201 does not support the PLL.
2. Six chip (main) and twelve quadrant global networks are available for AGLP060 and AGLP125.
† The AGLP030 device does not support this feature.
September 2012
© 2012 Microsemi Corporation
I
Some questions about dsp burning and debugging
This is our board, which has a 6p port. How do we burn the program onto the chip of this board?...
605318434 DSP and ARM Processors
I've been using STM8S recently and it feels pretty good
I have been using the native method to test the anti-interference performance, and it feels pretty good, although it has also crashed....
lshfrandy stm32/stm8
The road to commercialization of SED TV is long. When will the dawn appear?
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:03[/i]...
xuebin Mobile and portable
Tips for testing transistors
Determining the type and pins of a transistor is a basic skill for beginners of electronic technology. In order to help readers quickly master the detection and judgment methods, the author summarizes...
fighting Analog electronics
I'm a newbie, please share! Thank you!
Brothers and sisters, if you have any, please share them, thank you!...
wunixiang FPGA/CPLD
Under LINUX, compile error,
arm-linux-gcc -nostdinc -I/home/book/lcd/lcd_3.5_4.3_SI/include -Wall -O2 -c -o lcddrv.o lcddrv.c lcddrv.c: In function `Tft_Lcd_Init': lcddrv.c :80: error: called object is not a function lcddrv.c:80...
865393435 ARM Technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2385  2783  650  1220  2495  49  57  14  25  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号