ISM91-6456AO-20.000 datasheet, PDF

Datasheet> All Categories > ISM91-6456AO-20.000

Preview

ISM91-6456AO-20.000: Description5 mm x 7 mm Ceramic Package SMD Oscillator, TTL / HC-MOS; File Size51KB，2 Pages; ManufacturerILSI; Websitehttp://www.ilsiamerica.com

Download Datasheet View All

ISM91-6456AO-20.000 Overview

5 mm x 7 mm Ceramic Package SMD Oscillator, TTL / HC-MOS

Preview

Download Datasheet

View All

5 mm x 7 mm Ceramic Package SMD Oscillator, TTL / HC-MOS

ISM91 Series

Product Features:

Low Jitter, Non-PLL Based Output

CMOS/TTL Compatible Logic Levels

Compatible with Leadfree Processing

Applications:

Fibre Channel

Server & Storage

Sonet /SDH

802.11 / Wifi

T1/E1, T3/E3

System Clock

Frequency

Output Level

HC-MOS

TTL

Duty Cycle

Rise / Fall Time

Output Load

Frequency Stability

Start-up Time

Enable / Disable

Time

Supply Voltage

Current

Operating

Storage

Jitter:

RMS(1sigma)

1 MHz-75 MHz

76 MHz-170 MHz

Max Integrated

1 MHz-75 MHz

76 MHz-170 MHz

Max Total Jitter

1 MHz-75 MHz

76 MHz-170 MHz

1 MHz to 170.000 MHz

‘0’ = 0.1 Vcc Max., ‘1’ = 0.9 Vcc Min.

‘0’ = 0.4 VDC Max., ‘1’ = 2.4 VDC Min.

Specify 50% ±10% or ±5% See Table in Part Number Guide

5 nS Max. @ Vcc = +3.3 VDC, 10 nS Max. @ Vcc = +5 VDC ***

Fo < 50 MHz = 10 TTL, Fo > 50 MHz = 5 LSTTL See Table in Part

Number Guide

See Frequency Stability Table (Includes room temperature tolerance and

stability over operating temperature)

10 mS Max.

100 nS Max.

See Input Voltage Table, tolerance ±5 %

70 mA Max. ***

See Operating Temperature Table in Part Number Guide

-55

C to +125

Recommended

Pad Layout

(Top View)

5 pS RMS (1 sigma) Max. accumulated jitter (20K adjacent periods)

3 pS RMS (1 sigma) Max. accumulated jitter (20K adjacent periods)

1.5 pS RMS (1 sigma -12KHz to 20MHz)

1 pS RMS (1 sigma -12KHz to 20MHz)

50 pS p-p (100K adjacent periods)

30 pS p-p (100K adjacent periods)

Connection

Enable / Disable

Ground

Output

Vdd

Dimension Units: mm

Part Number Guide

Package

Input

Voltage

5 = 5.0 V

3 = 3.3 V

7 = 3.0 V

2 = 2.7 V

6 = 2.5 V

1 = 1.8 V*

Sample Part Number:

Operating

Temperature

1 = 0° C to +70° C

6 = -10° C to +70° C

3 = -20° C to +70° C

4 = -30° C to +75° C

2 = -40° C to +85° C

ISM91 - 3251BH - 20.000

Output

1 = 10TTL / 15 pF HC-MOS

5 = 50 pF HC-MOS (<40 MHz)

6 = 30 pF

Symmetry

(Duty Cycle)

5 = 45 / 55 Max.

6 = 40 / 60 Max.

Stability

(in ppm)

**E =

±10

**D =

±15

**F =

±20

A =

±25

B =

±50

C =

±100

Enable /

Disable

H = Enable

O = N/C

Frequency

SM91 -

- 20.000 MHz

NOTE: A 0.01 µF bypass capacitor is recommended between Vcc (pin 4) and GND (pin 2) to minimize power supply noise.

* Not available at all frequencies. ** Not available for all temperature ranges. *** Frequency, supply, and load related parameters.

ILSI

America

Phone: 775-851-8880 • Fax: 775-851-8882• e-mail: e-mail@ilsiamerica.com • www.ilsiamerica.com

06/09_B

Specifications subject to change without notice

Page 1

Recommended Resources

Commonly used non-sinusoidal oscillator circuits, waveforms and frequency calculation formulas - sawtooth wave oscillator - using multivibrator

direct action control circuit

Application of TCA785 in temperature control system

JVCAV-S33 color TV protection circuit

logic probe circuit

Typical circuit of triac controlled three-phase motor

I would like to ask you about the temperature sensor: The temperature sensor on my board does not have a pull-up resistor and displays as follows: The temperature sensor on my board does nothave a pull-up resistor and displays as follows:I would like to ...; xinling87 stm32/stm8

The VCE of the transistor is shown in the figure: [font=Hiragino Sans GB W3, Hiragino Sans GB, Arial, Helvetica, simsun, u5b8bu4f53][size=3][color=#473b34]Given β=100, what is Vce=? [/color][/size][/font]...; kangqiaoyibie Analog electronics

Tianjin Xilinx FPGA competition topic has been released, please help me analyze it: [i=s]This post was last edited by paulhyde on 2014-9-15 09:44[/i] The Higher Education Press & Xilinx Competition Tianjin Division will start on Saturday, and the competition time is from 8 am to 4 pm...; douzi725 Electronics Design Contest

EEWORLD University ---- Power Supply Introduction: Buck Regulator Architecture: Power Supply Introduction: Buck Regulator Architecture : https://training.eeworld.com.cn/course/283The buck regulator is one of the basic switch-mode power supply topologies. Many isolated switch topo...; chenyy Power technology

When using FIFO to send interrupt, how to configure FIFO depth in DSP SCI?: When DSP SCI uses FIFO to send interrupts, it cannot generate interrupts when configuring the FIFO depth. When matching the interrupt trigger bit, the interrupt is not triggered. What is going on?...; tjm告辞 TI Technology Forum

LF2407A program compile error in CCS: Please give me some guidance if you are familiar with DSP:When compiling my project in CCS3.3, an error message "Cannot open source file 'D:\TempData\Softs\include.if'" was reported. The project was n...; itmatrix007 Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components