EEWORLDEEWORLDEEWORLD

Part Number

Search

54122-814-11-1150RLF

Description
Board Connector, 22 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle
CategoryThe connector    The connector   
File Size107KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

54122-814-11-1150RLF Overview

Board Connector, 22 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle

54122-814-11-1150RLF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAmphenol
Reach Compliance Codecompliant
ECCN codeEAR99
body width0.19 inch
subject depth0.453 inch
body length1.1 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationAU ON NI
Contact completed and terminatedMatte Tin (Sn) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialTHERMOPLASTIC
JESD-609 codee3
Manufacturer's serial number54122
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
PCB contact row spacing2.54 mm
Plating thickness15u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Terminal length0.12 inch
Terminal pitch2.54 mm
Termination typeSOLDER KINKED LEADS
Total number of contacts22
PDM: Rev:K
STATUS:
Released
Printed: Mar 10, 2011
.
Difference between sysPhysMemDesc[] and sysStaticTlbDesc[] in BSP
When booting, the sysPhysMemDesc[] array is used to map virtual memory to physical memory. So why is it necessary to map the Effective address of sysStaticTlbDesc[] to the Real address? ?...
chinatonglian Embedded System
Do you know the eight important knowledge points of FPGA design?
1. Balance and exchange between area and speed The area here refers to the amount of logic resources consumed by a design in the FPGA/CPLD . For FPGA, it can be measured by the consumed FF (flip-flop)...
xyd18025265652 FPGA/CPLD
(Beautiful large picture) Participate in TI's early August seminar and receive a C2000 development board
Participate in TI's seminar in early August and receive a C2000 development board. Event details: https://bbs.eeworld.com.cn/thread-111179-1-1.htmlThe board first arrived at my friend's place and is n...
EEWORLD社区 MCU
Find a job!
Six years of WinCE development experience, all based on arm architecture. Two years of network development and socket programming under winCE, two years of WinCE mobile phone development, ril part, tw...
zyc002002 Embedded System
[Xilinx Technical Q&A] Frequency of back-end placement and routing
Q: How do you determine the highest operating frequency of the system before back-end layout and routing? Is it a gradual increase or is there a calculation formula? After synthesis? The integrated ST...
eeleader FPGA/CPLD
Analysis of the Principle of Radio Frequency Identification Technology
[i] Radio frequency identification (RFID) technology has the characteristics of non-contact, fast reading speed and no wear compared to traditional magnetic card and IC card technology. It has develop...
songbo RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 252  1535  473  1338  457  6  31  10  27  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号