LP38693MP-ADJ datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Power/power management> The power supply circuit> LP38693MP-ADJ

LP38693MP-ADJ: Description1.25 V-9 V ADJUSTABLE POSITIVE LDO REGULATOR, PDSO6; CategoryPower/power management The power supply circuit; File Size352KB，14 Pages; ManufacturerNational Semiconductor（TI ）; Websitehttp://www.ti.com

Stay tuned Parametric Compare

LP38693MP-ADJ Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	LP38693MP-ADJ	-	-	View	Buy Now

LP38693MP-ADJ Overview

1.25 V-9 V ADJUSTABLE POSITIVE LDO REGULATOR, PDSO6

LP38693MP-ADJ Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	National Semiconductor（TI ）
package instruction	SOT-223, 5 PIN
Reach Compliance Code	_compli
ECCN code	EAR99
Adjustability	ADJUSTABLE
Nominal dropback voltage 1	0.43 V
JESD-30 code	R-PDSO-G5
JESD-609 code	e0
length	6.5 mm
Maximum grid regulation rate (%/V)	0.1
Maximum load regulation (%)	5%
Humidity sensitivity level	1
Number of functions	1
Output times	1
Number of terminals	5
Working temperatureTJ-Max	125 °C
Operating temperatureTJ-Mi	-40 °C
Maximum output current 1	0.5 A
Maximum output voltage 1	9 V
Minimum output voltage 1	1.25 V
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOT-223-5
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
method of packing	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Regulator type	ADJUSTABLE POSITIVE SINGLE OUTPUT LDO REGULATOR
Maximum seat height	1.8 mm
surface mount	YES
technology	CMOS
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	1.5 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	40
width	3.56 mm

LP38693MP-ADJ Related Products

	LP38693MP-ADJ	LP38691-ADJ_10	LP38693-ADJ	LP38691-ADJ	LP38691SD-ADJ	LP38693MPX-ADJ	LP38693SD-ADJ	LP38693SDX-ADJ
Description	1.25 V-9 V ADJUSTABLE POSITIVE LDO REGULATOR, PDSO6	1.25 V-9 V ADJUSTABLE POSITIVE LDO REGULATOR, PDSO6	1.25 V-9 V ADJUSTABLE POSITIVE LDO REGULATOR, PDSO6	1.25 V-9 V ADJUSTABLE POSITIVE LDO REGULATOR, PDSO6	1.25 V-9 V ADJUSTABLE POSITIVE LDO REGULATOR, PDSO6	1.25 V-9 V ADJUSTABLE POSITIVE LDO REGULATOR, PDSO6	1.25 V-9 V ADJUSTABLE POSITIVE LDO REGULATOR, PDSO6	1.25 V-9 V ADJUSTABLE POSITIVE LDO REGULATOR, PDSO6
Number of functions	1	1	1	1	1	1	1	1
Number of terminals	5	6	6	6	6	5	6	6
surface mount	YES	Yes	Yes	Yes	YES	YES	YES	YES
Terminal form	GULL WING	NO LEAD	NO LEAD	NO LEAD	NO LEAD	GULL WING	NO LEAD	NO LEAD
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Is it Rohs certified?	incompatible	-	-	-	incompatible	incompatible	incompatible	incompatible
Maker	National Semiconductor（TI ）	-	-	-	National Semiconductor（TI ）	National Semiconductor（TI ）	National Semiconductor（TI ）	National Semiconductor（TI ）
package instruction	SOT-223, 5 PIN	-	-	-	LLP-6	SOT-223, 5 PIN	LLP-6	LLP-6
Reach Compliance Code	_compli	-	-	-	_compli	_compli	_compli	_compli
ECCN code	EAR99	-	-	-	EAR99	EAR99	EAR99	EAR99
Adjustability	ADJUSTABLE	-	-	-	ADJUSTABLE	ADJUSTABLE	ADJUSTABLE	ADJUSTABLE
JESD-30 code	R-PDSO-G5	-	-	-	S-PDSO-N6	R-PDSO-G5	S-PDSO-N6	S-PDSO-N6
JESD-609 code	e0	-	-	-	e0	e0	e0	e0
length	6.5 mm	-	-	-	3 mm	6.5 mm	3 mm	3 mm
Maximum grid regulation rate (%/V)	0.1	-	-	-	0.1	0.1	0.1	0.1
Maximum load regulation (%)	5%	-	-	-	2.5%	5%	2.5%	2.5%
Humidity sensitivity level	1	-	-	-	1	1	1	1
Output times	1	-	-	-	1	1	1	1
Working temperatureTJ-Max	125 °C	-	-	-	125 °C	125 °C	125 °C	125 °C
Operating temperatureTJ-Mi	-40 °C	-	-	-	-40 °C	-40 °C	-40 °C	-40 °C
Maximum output current 1	0.5 A	-	-	-	0.5 A	0.5 A	0.5 A	0.5 A
Maximum output voltage 1	9 V	-	-	-	9 V	9 V	9 V	9 V
Minimum output voltage 1	1.25 V	-	-	-	1.25 V	1.25 V	1.25 V	1.25 V
Package body material	PLASTIC/EPOXY	-	-	-	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	-	-	-	HVSON	SOP	HVSON	HVSON
Encapsulate equivalent code	SOT-223-5	-	-	-	SOLCC6,.13,38	SOT-223-5	SOLCC6,.13,38	SOLCC6,.13,38
Package shape	RECTANGULAR	-	-	-	SQUARE	RECTANGULAR	SQUARE	SQUARE
Package form	SMALL OUTLINE	-	-	-	SMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE	SMALL OUTLINE	SMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE	SMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE
method of packing	TAPE AND REEL	-	-	-	TAPE AND REEL	TAPE AND REEL	TAPE AND REEL	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260	-	-	-	260	260	260	260
Certification status	Not Qualified	-	-	-	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Regulator type	ADJUSTABLE POSITIVE SINGLE OUTPUT LDO REGULATOR	-	-	-	ADJUSTABLE POSITIVE SINGLE OUTPUT LDO REGULATOR	ADJUSTABLE POSITIVE SINGLE OUTPUT LDO REGULATOR	ADJUSTABLE POSITIVE SINGLE OUTPUT LDO REGULATOR	ADJUSTABLE POSITIVE SINGLE OUTPUT LDO REGULATOR
Maximum seat height	1.8 mm	-	-	-	0.8 mm	1.8 mm	0.8 mm	0.8 mm
technology	CMOS	-	-	-	CMOS	CMOS	CMOS	CMOS
Terminal surface	Tin/Lead (Sn/Pb)	-	-	-	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal pitch	1.5 mm	-	-	-	0.95 mm	1.5 mm	0.95 mm	0.95 mm
Maximum time at peak reflow temperature	40	-	-	-	40	40	40	40
width	3.56 mm	-	-	-	3 mm	3.56 mm	3 mm	3 mm

Recommended Resources

Gyro amplifier circuit

Power supply circuit diagram of AST CM-6P type SVGA color display

555 simple linear sawtooth wave generator circuit

point signal generator

1850Hz digital integrated circuit oscillator

implicated gate circuit

New solid-state LBCAST JFET image sensor: Before the end of 2003, solid-state image sensors were divided into CCD and CMOS types. However, at the end of 2003, Nikon Corporation of Japan changed this history by using a new type of solid-state ...; zhengqing713 Power technology

Duty Cycle: Can anyone help me with the program to measure the duty cycle?...; princess. Electronics Design Contest

Is there something wrong with my phone?: As title...; PowerAnts Suggestions & Announcements

Please tell me a question about the divider code: I just learned FPGA and used Verilog to write a code with a frequency division of 20 and a duty cycle of 50%, but the result is wrong. I don't know where the problem is. Can you please tell me where t...; yayayati FPGA/CPLD

Google says flash memory is not as reliable as hard disks, Nimble says RAID 3P+ can handle it: As you all know, a few days ago, Google published a paper at USENIX FAST 2016, saying that in actual environments, the reliability of flash memory is actually not as good as that of hard disks.This ha...; 白丁 FPGA/CPLD

Strong drought and violent laughter, personal signature: 1. What should you do if you encounter a snake in the wild? Don't panic, hold up an umbrella with a warm smile, and pretend to be Xu Xian. 　　2. When taking an exam, prepare to write "Baidu, you will k...; hzcctv Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components