LP3872ET-5.0 datasheet, PDF - EEWORLD Datasheet

LP3872ET-5.0: DescriptionFixed Positive LDO Regulator, 5V, 0.55V Dropout, CMOS, PSFM5; CategoryPower/power management The power supply circuit; File Size732KB，18 Pages; ManufacturerNational Semiconductor（TI ）; Websitehttp://www.ti.com

Stay tuned Parametric

LP3872ET-5.0 Overview

Fixed Positive LDO Regulator, 5V, 0.55V Dropout, CMOS, PSFM5

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	1970672257
package instruction	TO-220, 5 PIN
Reach Compliance Code	not_compliant
Adjustability	FIXED
Maximum drop-back voltage 1	0.55 V
Nominal dropback voltage 1	0.38 V
Maximum absolute input voltage	7.5 V
Maximum input voltage	7 V
Minimum input voltage	5.55 V
JESD-30 code	R-PSFM-T5
JESD-609 code	e0
Humidity sensitivity level	1
Number of functions	1
Output times	1
Number of terminals	5
Working temperatureTJ-Max	125 °C
Working temperature TJ-Min	-40 °C
Maximum output current 1	1.5 A
Maximum output voltage 1	5.15 V
Minimum output voltage 1	4.85 V
Nominal output voltage 1	5 V
Package body material	PLASTIC/EPOXY
encapsulated code	ZIP
Encapsulate equivalent code	ZIP5,.15,.17,67TB
Package shape	RECTANGULAR
Package form	FLANGE MOUNT
method of packing	RAIL
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Regulator type	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
surface mount	NO
technology	CMOS
Terminal surface	Tin/Lead (Sn85Pb15)
Terminal form	THROUGH-HOLE
Terminal pitch	1.7 mm
Terminal location	SINGLE
Maximum time at peak reflow temperature	40
Maximum voltage tolerance	3%

TI automotive radar group enables sensors that make autonomous decisions to make life smarter: [align=left][color=rgb(85, 85, 85)][font="][size=14px][color=rgb(170, 102, 102)][url=https://e2echina.ti.com/cfs-file/__key/communityserver-blogs-components-weblogfiles/00-00-00-01-15/091818_5F00_NTU_...; alan000345 TI Technology Forum

About DMA: StartFragmentIs there anyone using the em-stm3210e development board? It seems that there is a problem with the DMA routine provided by the company There is not even some basic display. Does anyone kn...; jensenhero stm32/stm8

Verilog Program Implementation: I would like to ask you guys, I am writing a program about the maximum likelihood estimation of time and frequency. There is a block diagram in it like this ρ/2 〖|.|〗^2 I know the calculation process ...; eeleader FPGA/CPLD

Why do all FPGA pins output high level?: Dear experts, I soldered a minimum FPGA system board by myself. The FPGA can download the program, but what is the situation except that all the pins output high level? Confirm that there is no cold s...; 沉默珏殇 FPGA/CPLD

Why is the rated voltage of the switch selected as VIN+VLOAD in the buck-boost topology?: Why is the rated voltage of the switch selected as VIN+V_load in the buck-boost topology?...; 小太阳yy Switching Power Supply Study Group

[X-Nucleo in-depth review] I received the board.: [i=s]This post was last edited by damiaa on 2014-11-23 17:05[/i] I received the X-NUCLEO-IDB04A1 board today. So I downloaded some information from the ST website. X-NUCLEO-IDB04A1 board informationBl...; damiaa stm32/stm8

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components