800135MA010S4OOZR datasheet, PDF

Datasheet> All Categories > The connector> The connector> 800135MA010S4OOZR

800135MA010S4OOZR: DescriptionBoard Connector, 10 Contact(s), 2 Row(s), Male, Straight, 0.031 inch Pitch, Surface Mount Terminal, Latch, Black Insulator, Receptacle; CategoryThe connector The connector; File Size209KB，1 Pages; ManufacturerSUYIN-USA; Websitehttp://www.suyinusa.com

Download Datasheet Parametric View All

800135MA010S4OOZR Overview

Board Connector, 10 Contact(s), 2 Row(s), Male, Straight, 0.031 inch Pitch, Surface Mount Terminal, Latch, Black Insulator, Receptacle

800135MA010S4OOZR Parametric

Parameter Name	Attribute value
Maker	SUYIN-USA
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	REEL PKG WITH CAP
Board mount options	SOLDER HOLDING POSTS
body width	0.236 inch
subject depth	0.378 inch
body length	0.496 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU
Contact completed and terminated	TIN
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Dielectric withstand voltage	500VAC V
Insulator color	BLACK
Manufacturer's serial number	80013
Plug contact pitch	0.031 inch
Installation option 1	LATCH
Installation option 2	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
PCB contact pattern	RECTANGULAR
PCB contact row spacing	4.572 mm
Plating thickness	15u inch
polarization key	POLARIZED HOUSING
Rated current (signal)	0.5 A
Guideline	UL
reliability	COMMERCIAL
Terminal pitch	0.7874 mm
Termination type	SURFACE MOUNT
Total number of contacts	10

Preview

Download Datasheet

View All

(PLASTIC HEIGHT:5.6mm-10.6mm)

0.8 mm PITCH SURFACE MOUNT PLUG TYPE

80013

MA Series

Specifications:

10~200 Circuits

Insulator Material

Max Processing Temp

Terminal Material

Plating

Max. Current Rating

Voltage Rating

Dielectric Strength

: Black High Temp. Plastic

: Phosphor Bronze

: Selective Plated (Gold/Tin)

Latch - Tin Plated

: 0.5 A

: 100V AC

: 500V (Min. 60 seconds)

0.8

Order Information

Dimensional Information

SUYIN P/NO.

DIM.A

11.3

15.3

DIM.B

3.2

7.2

11.2

15.2

23.2

27.2

31.2

39.2

47.2

55.2

63.2

71.2

79.2

DIM.C

8.2

12.2

16.2

20.2

28.2

32.2

36.2

44.2

52.2

60.2

68.2

76.2

84.2

DIM.D

8.8

12.8

16.8

20.8

28.8

32.8

36.8

44.8

52.8

60.8

68.8

76.8

84.8

1. 'A' : Straight SMT Type

2. No. of Pins

3. Plating

4. Color 'Z' : Black

5. Package

'U' : Tube Package Without CAP

'R' : Reel Package With CAP

'T' : Tube Package With CAP

6. Indicate Plastic Height:

PART NO.

DIM.. H

5.6

6.6

7.6

8.6

9.6

10.6

19.3

23.3

31.3

35.3

39.3

47.3

55.3

63.3

71.3

79.3

87.3

Recommended P.C.B. Layout

Reference Page 11

Recommended Resources

switching oscillator circuit

Tube AC electronic voltage regulator circuit diagram

Thyristor speed control circuit

Oscillator for emitter coupling alarm.gif

Electronic messenger circuit diagram

Telephone schematic diagram 06

2010 Guangxi College Student Electronic Design Competition List: [i=s] This post was last edited by paulhyde on 2014-9-15 09:48 [/i] 1. Basic instrument list 20MHz ordinary oscilloscope (dual channel, external trigger input, with X-axis input, optional with Z-axis ...; huangxiao0801 Electronics Design Contest

Does the connection between Cyclone IV FPGA and CAN controller SJA1000 require a level conversion chip?: FPGA's IO is powered by 3.3V, SJA1000 is powered by 5V...; shen19891209 FPGA/CPLD

Xu Jinglei's blog ranks first in the world: Character InformationName: Xu Jinglei Gender: FemaleDate of Birth: 1974.04.16 English name:Zodiac sign: Aries Blood type: OHobbies: music, leisure, sports Height: 168 cmCountry of Citizenship: Birthpl...; gaoyanmei Talking

How to design a delay device using VHDL: The input is some randomly generated signals, and all these input signals are required to be output sequentially after a delay of 100 clock cycles. How should this be designed ? The order of the input...; eeleader-mcu FPGA/CPLD

Notes on posting in this forum: [i=s]This post was last edited by paulhyde on 2014-9-15 09:52[/i] When discussing graduation project issues in this forum, please state the content of the design and the general software concept. If y...; zhangf1982 Electronics Design Contest

FPGA application three levels: FPGA applications can be divided into three levels: circuit design, product design, and system design. 1. System-level application 　　System-level applications combine FPGA with traditional computer te...; suifeng654456 FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components