SSY39L400904CU3 datasheet, PDF

Datasheet> All Categories > SSY39L400904CU3

Preview

SSY39L400904CU3: Description2 MBIT / 4 MBIT / 8 MBIT ( X 16 ) MULTI - PURPOSE FLASH; File Size317KB，30 Pages; ManufacturerSST; Websitehttp://www.ssti.com

Download Datasheet View All

SSY39L400904CU3 Overview

2 MBIT / 4 MBIT / 8 MBIT ( X 16 ) MULTI - PURPOSE FLASH

Preview

Download Datasheet

View All

2 Mbit / 4 Mbit / 8 Mbit (x16) Multi-Purpose Flash

SST39LF200A / SST39LF400A / SST39LF800A

SST39VF200A / SST39VF400A / SST39VF800A

SST39LF/VF200A / 400A / 800A3.0 & 2.7V 2Mb / 4Mb / 8Mb (x16) MPF memories

Data Sheet

FEATURES:

• Organized as 128K x16 / 256K x16 / 512K x16

• Single Voltage Read and Write Operations

– 3.0-3.6V for SST39LF200A/400A/800A

– 2.7-3.6V for SST39VF200A/400A/800A

• Superior Reliability

– Endurance: 100,000 Cycles (typical)

– Greater than 100 years Data Retention

• Low Power Consumption

– Active Current: 20 mA (typical)

– Standby Current: 3 µA (typical)

• Sector-Erase Capability

– Uniform 2 KWord sectors

• Block-Erase Capability

– Uniform 32 KWord blocks

• Fast Read Access Time

– 45 and 55 ns for SST39LF200A/400A

– 55 ns for SST39LF800A

– 70 and 90 ns for SST39VF200A/400A/800A

• Latched Address and Data

• Fast Erase and Word-Program

– Sector-Erase Time: 18 ms (typical)

– Block-Erase Time: 18 ms (typical)

– Chip-Erase Time: 70 ms (typical)

– Word-Program Time: 14 µs (typical)

– Chip Rewrite Time:

2 seconds (typical) for SST39LF/VF200A

4 seconds (typical) for SST39LF/VF400A

8 seconds (typical) for SST39LF/VF800A

• Automatic Write Timing

– Internal V

Generation

• End-of-Write Detection

– Toggle Bit

– Data# Polling

• CMOS I/O Compatibility

• JEDEC Standard

– Flash EEPROM Pinouts and command sets

• Packages Available

– 48-lead TSOP (12mm x 20mm)

– 48-ball TFBGA (6mm x 8mm)

PRODUCT DESCRIPTION

The SST39LF200A/400A/800A and SST39VF200A/400A/

800A devices are 128K x16 / 256K x16 / 512K x16 CMOS

Multi-Purpose Flash (MPF) manufactured with SST’s pro-

prietary, high performance CMOS SuperFlash technology.

The split-gate cell design and thick oxide tunneling injector

attain better reliability and manufacturability compared with

alternate approaches. The SST39LF200A/400A/800A

write (Program or Erase) with a 3.0-3.6V power supply. The

SST39VF200A/400A/800A write (Program or Erase) with a

2.7-3.6V power supply. These devices conform to JEDEC

standard pinouts for x16 memories.

Featuring high performance Word-Program, the

SST39LF200A/400A/800A and SST39VF200A/400A/

800A devices provide a typical Word-Program time of 14

µsec. The devices use Toggle Bit or Data# Polling to detect

the completion of the Program or Erase operation. To pro-

tect against inadvertent write, they have on-chip hardware

and software data protection schemes. Designed, manu-

factured, and tested for a wide spectrum of applications,

these devices are offered with a guaranteed endurance of

10,000 cycles. Data retention is rated at greater than 100

years.

The SST39LF200A/400A/800A and SST39VF200A/400A/

800A devices are suited for applications that require conve-

nient and economical updating of program, configuration,

or data memory. For all system applications, they signifi-

cantly improve performance and reliability, while lowering

power consumption. They inherently use less energy dur-

ing Erase and Program than alternative flash technologies.

When programming a flash device, the total energy con-

sumed is a function of the applied voltage, current, and

time of application. Since for any given voltage range, the

SuperFlash technology uses less current to program and

has a shorter erase time, the total energy consumed during

any Erase or Program operation is less than alternative

flash technologies. These devices also improve flexibility

while lowering the cost for program, data, and configuration

storage applications.

The SuperFlash technology provides fixed Erase and Pro-

gram times, independent of the number of Erase/Program

cycles that have occurred. Therefore the system software

or hardware does not have to be modified or de-rated as is

necessary with alternative flash technologies, whose Erase

and Program times increase with accumulated Erase/Pro-

gram cycles.

To meet surface mount requirements, the SST39LF200A/

400A/800A and SST39VF200A/400A/800A are offered in

both 48-lead TSOP packages and 48-ball TFBGA pack-

ages. See Figures 1 and 2 for pinouts.

S71117-04-000 6/01

360

The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc.

MPF is a trademark of Silicon Storage Technology, Inc.

These specifications are subject to change without notice.

Recommended Resources

Simplified resistance temperature measurement circuit using positive feedback method to improve performance

Blocking sensor

Voltage controlled high-speed one-shot circuit

820e computer motherboard circuit diagram_58

Computer motherboard circuit diagram 820 2_33

A linear three-terminal voltage regulator current expansion circuit

Junior students apply for LX9 trial: ...; wangzhe330 FPGA/CPLD

Assume ACLK = TACLK = 32768 Hz, MCLK = SMCLK = DCOCLK = 1.048576 MHz, and periodically invert P5.1...: Write the program. I have an open-book final exam this afternoon, but I don't know how to do it. Please help me, experts! ! 1. MSP430F449 uses asynchronous serial communication with ACLK=LFXTI=32768Hz...; yost Microcontroller MCU

Today I figured out what ST's library is (transferred): I used to not understand why ST wanted to create a library. Today I saw an article like this on the Internet: I finally figured it out. The library is CMSIS.ARM launches Cortex microcontroller softwar...; zhaojun_xf NXP MCU

KW41Z Clock: [i=s] This post was last edited by freebsder on 2017-4-12 16:00[/i] [align=left][size=3] [/size][/align][align=left][size=3] In fact, Freescale's MCU is not complicated, and its tools have always been...; freebsder NXP MCU

About computer interrupt control (IRQ)?: Recently, I have encountered some problems at work that are more like computer hardware and software design. Although it seems a bit simple, I still don’t quite understand it. Please help: In computer...; wj54321 Embedded System

Statement on Altera SoC Exit and Replacement: [color=#808080][font=微软雅黑, Tahoma, 宋体]Hi, everyone. Since the Altera SoC trial event started, there have been two replacements. One was in late March when a netizen voluntarily withdrew from the compe...; EEWORLD社区 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components