EEWORLDEEWORLDEEWORLD

Part Number

Search

54122-409-05-1700R

Description
Board Connector, 10 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle
CategoryThe connector    The connector   
File Size107KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

54122-409-05-1700R Overview

Board Connector, 10 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle

54122-409-05-1700R Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerAmphenol
Reach Compliance Codecompliant
ECCN codeEAR99
body width0.19 inch
subject depth0.669 inch
body length0.5 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationSN ON NI
Contact completed and terminatedTin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialTHERMOPLASTIC
JESD-609 codee0
Manufacturer's serial number54122
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
PCB contact row spacing2.54 mm
Plating thickness79u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Terminal length0.12 inch
Terminal pitch2.54 mm
Termination typeSOLDER KINKED LEADS
Total number of contacts10
PDM: Rev:K
STATUS:
Released
Printed: Mar 10, 2011
.
How to stop WINCE from booting?
I got a board from my friend. There is already a program on his board. The program runs automatically as soon as the computer is turned on, and runs in full screen. I can't exit the program no matter ...
神童一休 Embedded System
Xilinx FPGA Design Advanced (Advanced Edition)
...
至芯科技FPGA大牛 FPGA/CPLD
About the update of Verilog state machine
I have just started to learn FPGA, and I would like to ask a question about state machine from Verilog master. A common way to write state machine in Verilog is always @(posedge clk, negedge reset) be...
liluchang1993 FPGA/CPLD
A fresh start
[i=s]This post was last edited by paulhyde on 2014-9-15 04:11[/i] [i=s]This post was last edited by paulhyde on 2014-9-15 04:11[/i] Come on!...
琴箫雨霁 Electronics Design Contest
Iar compilation problem
When compiling a project with iar,appears. What is the reason?...
蓦然回首qbb ARM Technology
Should GND be routed last? If a copper-clad design is required, does GND need to be routed?
I remember seeing in a post that if the board is copper-clad, there is no need to lay GND, it will be automatically covered. Is this true? Or did I read it wrong?...
44444444444444 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 219  1901  202  1681  2417  5  39  34  49  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号