54122-416-60-1850RLF datasheet, PDF

54122-416-60-1850RLF: DescriptionBoard Connector, 120 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle; CategoryThe connector The connector; File Size107KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

54122-416-60-1850RLF Overview

Board Connector, 120 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Amphenol
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.19 inch
subject depth	0.728 inch
body length	6 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	SN ON NI
Contact completed and terminated	Matte Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e3
Manufacturer's serial number	54122
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	79u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER KINKED LEADS
Total number of contacts	120

PDM: Rev:K

STATUS:

Released

Printed: Mar 10, 2011

AD Sampling: Did anyone write a tutorial on AD sampling in Verilog? I'm working on this recently and have no idea. Please help me!...; 一丝执念 FPGA/CPLD

Basic parameter debugging of inverter: There are many inverter function parameters, generally there are dozens or even hundreds of parameters for users to choose from. In actual applications, it is not necessary to set and debug each param...; wdxyx Industrial Control Electronics

A novice wants an expert to help him write a program, and he will be paid for it.: What a bummer! The first time I submitted a post, it jumped to the login page. I’ll rewrite it. . . . I am a MCU novice and only know a little bit about circuits. After observing the market prices and...; wklzsw stm32/stm8

FPGA system level design issues in quartus 2: A module written in Verilog generates a schematic module. When the schematic module is added to a project, if the corresponding Verilog program is modified and saved, but not synchronized to the schem...; gushi123 FPGA/CPLD

[MSP430 Sharing] MSP430 Learning Experience 2---Clock: MSP430 Learning Experience 2---ClockClock initialization and GPIO Overview: The purpose of this lab is to understand the steps used to perform the initialization process for an MSP430 Value Line devic...; hangsky Microcontroller MCU

nrf51822 Apple device cannot be searched: Hardware platform: NRF51822 Protocol stack: s110_nrf51822_6.0.0-5.beta_softdevice Application layer: serial port transparent transmission Apple device: IOS11.4.1 Question: The Bluetooth device can be ...; hkh347710 RF/Wirelessly

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components