3200-09FUMNS4P datasheet, PDF - EEWORLD Datasheet

3200-09FUMNS4P: DescriptionD Type Connector, 9 Contact(s), Female, 0.109 inch Pitch, Solder Terminal, #4-40, Plug; CategoryThe connector The connector; File Size207KB，1 Pages; ManufacturerWieson Technologies Co., Ltd.

Download Datasheet Parametric View All

3200-09FUMNS4P Overview

D Type Connector, 9 Contact(s), Female, 0.109 inch Pitch, Solder Terminal, #4-40, Plug

Parameter Name	Attribute value
Maker	Wieson Technologies Co., Ltd.
Reach Compliance Code	unknown
ECCN code	EAR99
body width	0.494 inch
body length	1.213 inch
Body/casing type	PLUG
Contact to complete cooperation	AU
Contact point gender	FEMALE
Contact material	COPPER ALLOY
contact mode	STAGGERED
Contact style	RND PIN-SKT
Insulator color	BLUE
insulator material	THERMOPLASTIC
Manufacturer's serial number	3200
Plug contact pitch	0.109 inch
Match contact row spacing	0.112 inch
Installation option 1	#4-40
Installation option 2	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
PCB row number	2
Number of rows loaded	2
PCB contact pattern	STAGGERED
PCB contact row spacing	2.8448 mm
Plating thickness	15u inch
Guideline	UL
reliability	COMMERCIAL
Shell surface	NICKEL
Terminal length	0.201 inch
Terminal pitch	2.7686 mm
Termination type	SOLDER
Total number of contacts	9

About Cultivating Ecosystem: I've been hearing a lot about ecosystems recently, such as Google and Alibaba. Personally, I feel that it's a process of big fish eating small fish and cultivating monopolies. What do you think?...; athlon6 Embedded System

How to send strings through the network interface (socket programming) in WinCE 5.0 in VS2005: Please help me, great forum experts! ! I found a template but it doesn't work when I import it into winCE5.0 programming! I'm so desperate to use it now...; 落暮丨 Embedded System

[I contribute to the Xilinx Resource Center] A large amount of Verilog source code: A lot of Verilog source codeVerilog HDL 程序举例一，基本组合逻辑功能：双向管脚（clocked bidirectional pin） Verilog HDL: Bidirectional PinThis example implements a clocked bidirectional pin in Verilog HDL. The value of ...; wanghongyang FPGA/CPLD

Slow display speed: Why does the display speed slow down after I turn on the "average sampling" mode or set a longer persistence time when using Dingyang oscilloscope?...; lily608487 Test/Measurement

Scattered: Can ITU656 data without VSYNC/HREF trigger the CAMERA interrupt of S3C6410?: Can ITU656 data without VSYNC/HREF trigger the S3C6410 CAMERA interrupt? How to configure the S3C6410 CAMERA interface? What are the requirements for the CAMERA input? Can it be the standard 720*576 P...; eekingking Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components