Operating Temperature Range (Note 4)....–40°C to 85°C
Specified Temperature Range (Note 5) ....–40°C to 85°C
Junction Temperature ........................................... 150°C
Junction Temperature (DD Package) .................... 125°C
Storage Temperature Range .................. –65°C to 150°C
Storage Temperature Range
(DD Package) ........................................ –65°C to 125°C
Lead Temperature (Soldering, 10 sec)................... 300°C
pin conFiguraTion
TOP VIEW
TOP VIEW
OUT 1
V
–
2
6 V
+
5 ENABLE
4 –IN
OUT A
–IN A
+IN A
V
–
1
2
3
4
–
+
8
7
–
+
V
+
OUT B
–IN B
+IN B
6
5
+IN 3
S6 PACKAGE
6-LEAD PLASTIC TSOT-23
T
JMAX
= 150°C,
θ
JA
= 250°C/W
DD PACKAGE
8-LEAD (3mm
×
3mm) PLASTIC DFN
T
JMAX
= 125°C,
θ
JA
= 160°C/W
UNDERSIDE METAL CONNECTED TO V
–
(PCB CONNECTION OPTIONAL)
TOP VIEW
TOP VIEW
OUT A 1
–IN A 2
+IN A 3
V
–
4
–
+
OUT A 1
8
7
–
+
16
+
OUT D
OUT B
–IN B
+IN B
V
+
4
B
C
–
+
–
+
6
5
+IN B 5
–IN B 6
OUT B 7
NC 8
S8 PACKAGE
8-LEAD PLASTIC SO
T
JMAX
= 150°C,
θ
JA
= 200°C/W
GN PACKAGE
16-LEAD NARROW PLASTIC SSOP
T
JMAX
= 150°C,
θ
JA
= 135°C/W
2
+
V
+
+IN A 3
A
D
–
–IN A 2
–
15 –IN D
14 +IN D
13 V
–
12 +IN C
11 –IN C
10 OUT C
9
NC
623012fc
LT6230/LT6230-10
LT6231/LT6232
orDer inForMaTion
LEAD FREE FINISH
LT6230CS6#PBF
LT6230IS6#PBF
LT6230CS6-10#PBF
LT6230IS6-10#PBF
LT6231CS8#PBF
LT6231IS8#PBF
LT6231CDD#PBF
LT6231IDD#PBF
LT6232CGN#PBF
LT6232IGN#PBF
TAPE AND REEL
LT6230CS6#TRPBF
LT6230IS6#TRPBF
LT6230CS6-10#TRPBF
LT6230IS6-10#TRPBF
LT6230CS8#TRPBF
LT6230IS8#TRPBF
LT6231CDD#TRPBF
LT6231IDD#TRPBF
LT6232CGN#TRPBF
LT6232IGN#TRPBF
PART MARKING*
LTAFJ
LTAFJ
LTAFK
LTAFK
6231
6231I
LAEU
LAEU
6232
6232I
PACKAGE DESCRIPTION
6-Lead Plastic TS0T-23
6-Lead Plastic TS0T-23
6-Lead Plastic TS0T-23
6-Lead Plastic TS0T-23
8-Lead Plastic SO
8-Lead Plastic SO
8-Lead (3mm
×
3mm) Plastic DFN
8-Lead (3mm
×
3mm) Plastic DFN
16-Lead Narrow Plastic SSOP
16-Lead Narrow Plastic SSOP
SPECIFIED TEMPERATURE RANGE
0°C to 70°C
–40°C to 85°C
0°C to 70°C
–40°C to 85°C
0°C to 70°C
–40°C to 85°C
0°C to 70°C
–40°C to 85°C
0°C to 70°C
–40°C to 85°C
Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to:
http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to:
http://www.linear.com/tapeandreel/
elecTrical characTerisTics
ENABLE
= 0V, unless otherwise noted.
Input Offset Voltage
SYMBOL PARAMETER
V
OS
T
A
= 25°C, V
S
= 5V, 0V; V
S
= 3.3V, 0V; V
CM
= V
OUT
= half supply,
MIN
TYP
100
50
75
100
5
0.1
0.1
MAX
500
350
450
600
10
0.9
0.6
1.7
UNITS
µV
µV
µV
µV
µA
µA
µA
nV
P-P
nV/√Hz
pA/√Hz
pA/√Hz
MΩ
kΩ
pF
pF
V/mV
V/mV
V/mV
V/mV
V/mV
4
2.65
115
115
120
V
V
dB
dB
dB
623012fc
CONDITIONS
LT6230S6, LT6230S6-10
LT6231S8, LT6232GN
LT6231DD
Input Offset Voltage Match
(Channel-to-Channel) (Note 6)
I
B
I
OS
e
n
in
Input Bias Current
I
B
Match (Channel-to-Channel) (Note 6)
Input Offset Current
Input Noise Voltage
Input Noise Voltage Density
Input Noise Current Density, Balanced Source
Input Noise Current Density, Unbalanced Source
Input Resistance
C
IN
A
VOL
Input Capacitance
Large-Signal Gain
0.1Hz to 10Hz
f = 10kHz, V
S
= 5V
f = 10kHz, V
S
= 5V, R
S
= 10k
f = 10kHz, V
S
= 5V, R
S
= 10k
Common Mode
Differential Mode
Common Mode
Differential Mode
V
S
= 5V, V
O
= 0.5V to 4.5V, R
L
= 10k to V
S
/2
V
S
= 5V, V
O
= 0.5V to 4.5V, R
L
= 1k to V
S
/2
V
S
= 5V, V
O
= 1V to 4V, R
L
= 100Ω to V
S
/2
V
S
= 3.3V, V
O
= 0.65V to 2.65V, R
L
= 10k to V
S
/2
V
S
= 3.3V, V
O
= 0.65V to 2.65V, R
L
= 1k to V
S
/2
V
CM
CMRR
Input Voltage Range
Common Mode Rejection Ratio
CMRR Match (Channel-to-Channel) (Note 6)
Guaranteed by CMRR, V
S
= 5V, 0V
Guaranteed by CMRR, V
S
= 3.3V, 0V
V
S
= 5V, V
CM
= 1.5V to 4V
V
S
= 3.3V, V
CM
= 1.15V to 2.65V
V
S
= 5V, V
CM
= 1.5V to 4V
105
21
5.4
90
16.5
1.5
1.15
90
90
84
180
1.1
1
2.4
6.5
7.5
2.9
7.7
200
40
9
175
32
3
LT6230/LT6230-10
LT6231/LT6232
elecTrical characTerisTics
ENABLE
= 0V, unless otherwise noted.
Power Supply Rejection Ratio
PSRR Match (Channel-to-Channel) (Note 6)
Minimum Supply Voltage (Note 7)
V
OL
Output Voltage Swing Low (Note 8)
No Load
I
SINK
= 5mA
V
S
= 5V, I
SINK
= 20mA
V
S
= 3.3V, I
SINK
= 15mA
No Load
I
SOURCE
= 5mA
V
S
= 5V, I
SOURCE
= 20mA
V
S
= 3.3V, I
SOURCE
= 15mA
V
S
= 5V
V
S
= 3.3V
ENABLE
= V
+
– 0.35V
ENABLE
= 0.3V
V
+
– 0.35V
ENABLE
= V
+
– 0.35V, V
O
= 1.5V to 3.5V
ENABLE
= 5V to 0V, R
L
= 1k, V
S
= 5V
ENABLE
= 0V to 5V, R
L
= 1k, V
S
= 5V
Frequency = 1MHz, V
S
= 5V
LT6230-10
V
S
= 5V, A
V
= –1, R
L
= 1k, V
O
= 1.5V to 3.5V
LT6230-10, V
S
= 5V, A
V
= –10, R
L
= 1k,
V
O
= 1.5V to 3.5V
FPBW
t
S
Full-Power Bandwidth
Settling Time (LT6230, LT6231, LT6232)
V
S
= 5V, V
OUT
= 3V
P-P
(Note 9)
LT6230-10, HD2 = HD3 = ≤1%
0.1%, V
S
= 5V, V
STEP
= 2V, A
V
= –1, R
L
= 1k
4.8
42
0.2
300
41
200
1300
60
250
6.3
11
55
10
±30
±25
SYMBOL PARAMETER
PSRR
T
A
= 25°C, V
S
= 5V, 0V; V
S
= 3.3V, 0V; V
CM
= V
OUT
= half supply,
MIN
90
84
3
4
85
240
185
5
90
325
250
±45
±40
3.15
0.2
–25
3.5
10
–75
0.3
40
190
460
350
50
200
600
400
TYP
115
115
MAX
UNITS
dB
dB
V
mV
mV
mV
mV
mV
mV
mV
mV
mA
mA
mA
µA
µA
V
V
µA
ns
µs
MHz
MHz
V/µs
V/µs
MHz
MHz
ns
CONDITIONS
V
S
= 3V to 10V
V
S
= 3V to 10V
V
OH
Output Voltage Swing High (Note 8)
I
SC
I
S
I
ENABLE
V
L
V
H
t
ON
t
OFF
GBW
SR
Short-Circuit Current
Supply Current per Amplifier
Disabled Supply Current per Amplifier
ENABLE
Pin Current
ENABLE
Pin Input Voltage Low
ENABLE
Pin Input Voltage High
Output Leakage Current
Turn-On Time
Turn-Off Time
Gain-Bandwidth Product
Slew Rate
623012fc
4
LT6230/LT6230-10
LT6231/LT6232
elecTrical characTerisTics
SYMBOL
V
OS
PARAMETER
Input Offset Voltage
The
l
denotes the specifications which apply over the 0°C < T
[i=s]This post was last edited by paulhyde on 2014-9-15 03:30[/i] As we all know, in the inverter bridge circuit, two spwm waves with the same frequency and opposite phase need to be added to the G po...
[align=left]Simple inductor circuits work well in low impedance circuits, with an attenuation of more than 40dB, but may not work at all in high impedance circuits. [/align] [align=left]Circuits with ...
[p=28, 2, left][font=宋体][size=14px][b][color=#000000]EMC (Electromagnetic Compatibility) is a technology that studies electromagnetic interference. Electromagnetic interference is the electromagnetic ...
I have been debugging the SGMII interface recently and would like to share some experience.
The project background is that there is a switch chip, which, in addition to the built-in phy, also reserves...
EEWORLD University has launched two new DSP courses: Multi-core DSP Software Development Kit, Multi-core DSP Design. In order to accelerate the development and use of Keystone DSP by customers, TI pro...
Electronics Design Contest
京公网安备 11010802033920号
EEWORLD
