EEWORLDEEWORLDEEWORLD

Part Number

Search

LTC2600IUFD#TRPBF

Description
DAC 8-CH 16-bit 20-Pin QFN EP T/R
File Size341KB,20 Pages
ManufacturerADI
Websitehttps://www.analog.com
Download Datasheet Parametric View All

LTC2600IUFD#TRPBF Overview

DAC 8-CH 16-bit 20-Pin QFN EP T/R

LTC2600IUFD#TRPBF Parametric

Parameter NameAttribute value
EU restricts the use of certain hazardous substancesCompliant
ECCN (US)EAR99
Part StatusActive
HTS8542.39.00.01
Converter TypeGeneral Purpose
Resolution16bit
Number of DAC Channels8
Number of Outputs per Chip8
Maximum Settling Time (us)10(Typ)
Digital Interface TypeSerial (3-Wire, SPI, Microwire)
Output TypeVoltage
Output PolarityUnipolar
Voltage ReferenceExternal
Minimum Single Supply Voltage (V)2.5
Typical Single Supply Voltage (V)3.3|5
Maximum Single Supply Voltage (V)5.5
Power Supply TypeSingle
Maximum Power Dissipation (mW)20(Typ)
Integral Nonlinearity Error±64LSB
Full Scale Error±0.7%FSR
Digital Supply SupportNo
Minimum Operating Temperature (°C)-40
Maximum Operating Temperature (°C)85
PackagingTape and Reel
Supplier Temperature GradeIndustrial
Pin Count20
Standard Package NameQFN
Supplier PackageQFN EP
MountingSurface Mount
Package Height0.75(Max)
Package Length5
Package Width4
PCB changed20
Lead ShapeNo Lead
FEATURES
n
LTC2600/LTC2610/LTC2620
Octal 16-/14-/12-Bit
Rail-to-Rail DACs in 16-Lead SSOP
DESCRIPTION
The LTC
®
2600/LTC2610/LTC2620 are octal 16-, 14- and
12-bit, 2.5V-to-5.5V rail-to-rail voltage-output DACs in
16-lead narrow SSOP and 20-lead 4mm
×
5mm QFN
packages. They have built-in high performance output
buffers and are guaranteed monotonic.
These parts establish new board-density benchmarks for
16- and 14-bit DACs and advance performance standards for
output drive, crosstalk and load regulation in single-supply,
voltage-output multiples.
The parts use a simple SPI/MICROWIRE compatible 3-wire
serial interface which can be operated at clock rates up
to 50MHz. Daisychain capability and a hardware CLR
function are included.
The LTC2600/LTC2610/LTC2620 incorporate a power-on
reset circuit. During power-up, the voltage outputs rise less
than 10mV above zero-scale; and after power-up, they stay
at zero-scale until a valid write and update take place.
L,
LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear
Technology Corporation. All other trademarks are the property of their respective owners.
n
n
n
n
n
n
n
n
n
Smallest Pin-Compatible Octal DACs:
LTC2600: 16 Bits
LTC2610: 14 Bits
LTC2620: 12 Bits
Guaranteed 16-Bit Monotonic Over Temperature
Wide 2.5V to 5.5V Supply Range
Low Power Operation: 250μA per DAC at 3V
Individual Channel Power-Down to 1μA, Max
Ultralow Crosstalk Between DACs (<10μV)
High Rail-to-Rail Output Drive (±15mA, Min)
Double-Buffered Digital Inputs
Pin-Compatible 10-/8-Bit Versions (LTC1660/LTC1665)
Tiny 16-Lead Narrow SSOP
and 20-Lead 4mm
×
5mm QFN Packages
APPLICATIONS
n
n
n
n
Mobile Communications
Process Control and Industrial Automation
Instrumentation
Automatic Test Equipment
BLOCK DIAGRAM
(20)
GND
1
REGISTER
REGISTER
REGISTER
REGISTER
16 V
CC
(17)
(1) V
OUTA
2
DAC A
DAC H
15 V
OUTH
(16)
Differential Nonlinearity (LTC2600)
REGISTER
REGISTER
REGISTER
REGISTER
(2) V
OUTB
3
DAC B
DAC G
14 V
OUTG
(15)
1.0
0.8
0.6
REGISTER
REGISTER
REGISTER
REGISTER
0.4
DNL (LSB)
DAC F
13 V
OUTF
(14)
0.2
0
–0.2
–0.4
–0.6
–0.8
(5)
REF
6
CONTROL
LOGIC
DECODE
10
SDO
(10)
POWER-ON
RESET
11
CLR
(11)
–1.0
0
16384
32768
CODE
49152
65535
2600 G21
V
CC
= 5V
V
REF
= 4.096V
(3) V
OUTC
4
DAC C
REGISTER
REGISTER
REGISTER
(4) V
OUTD
REGISTER
5
DAC D
DAC E
12 V
OUTE
(13)
(7) CS/LD
7
(8)
SCK
8
32-BIT SHIFT REGISTER
9
SDI
2600 BD
(9)
NOTE: NUMBERS IN PARENTHESIS REFER TO THE UFD PACKAGE
2600fe
1
UCC28019 Boost
Has anyone made a high power factor power supply? UCC28019 chip. Also, what is the difference between the self-wound inductor of the boost circuit and the ordinary inductor?...
Aque.. Power technology
Serial port oscilloscope based on ZX-2 FPGA development board (V)
[i=s] This post was last edited by Xiao Meige on 2015-4-8 17:03 [/i] [align=left][color=#000000]System simulation verification and [/color][font=Calibri][color=#000000]testbench[/color][/font][color=#...
小梅哥 FPGA/CPLD
Raw-OS and micro raw-OS development repositories
Since Google Code is often unstable for some reasons, all repository addresses have been moved to GitHub. The GitHub repository address of raw-os is: [url]https://github.com/jorya/raw-os[/url] The Git...
jorya_txj Embedded System
Issues with layout implementation and process implementation
Specifically, when designing a chip, after completing the code-level design, the full customization process mainly involves module division, circuit design, and layout implementation. Compared with th...
icfb PCB Design
[RVB2601 Creative Application Development] VI. Sound Playback Test of RVB2601
RVB2601 provides a Player Demo, which can also produce sound normally after testing. It is controlled by the Cli command line. The Demo routine is also relatively simple, so I won't go into details. I...
kit7828 XuanTie RISC-V Activity Zone
Asynchronous time domain data processing
I used cpld to make two boards, one AD, serial-to-parallel conversion to transmit data, and one receiving data. But the received data is always a little inaccurate. Later I found that the reason is th...
gaosjp FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2782  1057  771  1347  1906  57  22  16  28  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号