EEWORLDEEWORLDEEWORLD

Part Number

Search

PONA2117-4-DC-EC-03

Description
Erbium Doped Fiber Amplifier (EDFA)
File Size479KB,4 Pages
ManufacturerEMCORE
Websitehttp://www.emcore.com/
Download Datasheet View All

PONA2117-4-DC-EC-03 Overview

Erbium Doped Fiber Amplifier (EDFA)

PONA 2100 Series
DATASHEET | JANUARY 2012
FIBER OPTICS
PONA 2100 Series Erbium Doped Fiber Amplifier
The EMCORE PONA 2100 Series Erbium Doped Fiber Amplifier (EDFA) is an
ideal building block for OEM system integrators. The family of PONA 2100 series
EDFA’s is designed to meet the most demanding noise performance requirements
of CATV applications, and performs all the functions required of an optical
amplifier for system integration. PONA 2100 series EDFA’s provide optical
isolation on the input and output of the gain block for stable, low noise operation.
The input and output optical signal power levels are detected for monitoring and
control. The input optical signal is amplified with active gain control for a constant
output power level, or with active output power control for constant gain mode.
The PONA 2100 series EDFA’s also provide monitors and associated alarms for
all vital characteristics. The optical output of the PONA 2100 series EDFA’s can
be split into multiple ports by an optional external splitter.
Applications
High Performance Supertrunking Links
High Power Distribution Networks
Redundanct Ring Architectures
FTTx Networks.
Features
Full Functionality 1 RU EDFA
Low Noise Figure (Typ < 5.5 dB)
Total Input Power Range: -10 dBm to
+12 dBM
+14 dBm to +30 dBm Output Power
Optional Internal Optical Power Splitters
Standard RS-232 Communications
Standard SNMP Communication
(coming soon)
Key Lock Switch
Standard and Optional Gain Flatness
(1530 nm – 1562 nm)
VFD Panel Status Indicator
Low Electrical Power Consumption
Input/Output Isolation >40/40 dB
Polarization Dependant Gain < 0.1 dB
Polarization Mode Dispersion < 0.5 ps
General and Mechanical Specifications
Property
Operating Wavelength
Operating Case Temperature
Storage Temperature
Operating Humidity
Voltage Supply Range
Optical Connectors
Dimensions in Inches
Requirement
1532 ~ 1565 nm
1545 ~ 1565 nm
-10C to 55C
-40C to 85C
20% to 85%
100 VAC to 240 VAC 50/60 Hz
-36 to –60 V DC
SC/APC; SC/UPC; FC/APC;
FC/UPC; E2000/APC
19.0”W x 14.76”D x 1.72”H
Comments
PONA 2114 – PONA2127
PONA 2130
Standard
Standard
Non-condensing
Standard
Optional
User Specified
19” Rack Mounted, 1U
| REV 2012.01
Information contained herein is deemed reliable and accurate as of the issue date. EMCORE reserves the right to change the design or specification at any time without notice.
Infrared learning universal decoding remote control switch and dimming speed controller
If you need it, please contact me. The deadline for free is 2009.6.28 (I have to go to work, so I don’t have time anymore) [[i] This post was last edited by sjl105105 on 2009-6-26 12:31 [/i]]...
sjl105105 RF/Wirelessly
Live broadcast has ended [Microchip uses dsPIC33/PIC24 and ATECC608 devices to simplify security application design]
【Live Details】 Microchip ShieldsUP! Security Solutions Series Online Seminar【Content Introduction】 Learn how the hardware code protection features of dsPIC33 digital signal controllers (DSCs) and PIC2...
EEWORLD社区 Microchip MCU
STM32 USART DMA Printf indefinite length transmission and reception, HAL library program.
I bought L011 during the Double 11 shopping spree, and I'm just using it now. Let's first implement a Printf example, which is the idle interrupt and vsnprintf sending. [code]void dma_printf(const cha...
cl17726 MCU
CCS6 compilation fails ___ unresolved symbols remain___
I have learned C2000, and decided to learn MSP430. After all, it has low power consumption. The board I have is LAUNCHPAD msp430g2553, but I can’t add the c file and header file of an oled that I wrot...
liangzr Microcontroller MCU
Asynchronous Signal Processing in FPGA Design
Recently, I have been learning how to process asynchronous signals in FPGA. I have some experience. I would like to share my experience with you and hope to get advice from experts.The directory is as...
tx_xy FPGA/CPLD
Research on Timing in LabVIEW
1. If you want to implement a fixed-period While loop, you need to use Wait(ms).vi instead of Wait Until Next ms Multiple.vi 2. When Wait(ms).vi is in parallel with the code, it can ensure that the en...
安_然 Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1120  2611  1029  588  691  23  53  21  12  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号