50016-1400D datasheet, PDF - EEWORLD Datasheet

50016-1400D: DescriptionBoard Connector, 400 Contact(s), 4 Row(s), Male, Straight, 0.1 inch Pitch, Wire Wrap Terminal, Guide Slot, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size229KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

50016-1400D Overview

Board Connector, 400 Contact(s), 4 Row(s), Male, Straight, 0.1 inch Pitch, Wire Wrap Terminal, Guide Slot, Black Insulator, Receptacle,

Parameter Name	Attribute value
Reach Compliance Code	compliant
Other features	OPTIONAL POLARIZATION, FMLB
body width	0.585 inch
subject depth	0.462 inch
body length	11.05 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	GOLD
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact resistance	20 mΩ
Contact style	SQ PIN-SKT
Dielectric withstand voltage	1000VAC V
Insulation resistance	1000000000 Ω
Insulator color	BLACK
insulator material	GLASS FILLED POLYPHENYLENE SULPHIDE
Manufacturer's serial number	50016
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	GUIDE SLOT
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	4
Number of rows loaded	4
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
polarization key	POLARIZED KEY
Rated current (signal)	1 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.733 inch
Terminal pitch	2.54 mm
Termination type	WIRE WRAP
Total number of contacts	400

MP1540 boost circuit problem: What is the function of R5 and D1 in the figure? Is the function of R5 to ensure that EN is reliably grounded and the chip does not work when the EN terminal is in an unknown state? I'm not sure about...; zhangkai0215 Power technology

Weird problem with Altera PLL: I encountered a strange problem. The FPGA used in my design is Stratix II GX. My program has been running normally in this FPGA. Two days ago, I put it in a high and low temperature box for testing. I...; eeleader-mcu FPGA/CPLD

Simulation software for EDA technology: This is the software installation and usage method of MAX+PLUE. [[i] This post was last edited by tsf4 on 2008-10-20 07:31 [/i]]...; tsf4 Analog electronics

What topology inverter bridge is on the right side of this picture?: What topology is the inverter bridge on the right side of this picture? The left side is the rectifier, right?...; 西里古1992 Power technology

【X-Nucleo experience】Run the routine with ST APP: [i=s] This post was last edited by ddllxxrr on 2014-12-14 11:23 [/i] In the past, I used the universal BLUE TOOLS instead of the ST APP for Bluetooth connection. Today I have time again, so I got up i...; ddllxxrr stm32/stm8

DDS synthesis problem: Hello, Mr. Xia, Mr. Fan, and everyone! I have been studying DDS these days, and there is a question that I can't figure out. I think the frequency of the DDS output signal is ultimately limited by the...; Flotant_wings FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components