EEWORLDEEWORLDEEWORLD

Part Number

Search

54112-810-60-1550

Description
Board Connector, 60 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle
CategoryThe connector    The connector   
File Size67KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

54112-810-60-1550 Overview

Board Connector, 60 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle

54112-810-60-1550 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Reach Compliance Codecompliant
ECCN codeEAR99
body width0.19 inch
subject depth0.61 inch
body length3 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationAU ON NI
Contact completed and terminatedTin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialTHERMOPLASTIC
JESD-609 codee0
Manufacturer's serial number54112
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
PCB contact row spacing2.54 mm
Plating thickness15u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Terminal length0.095 inch
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts60
PDM: Rev:G
STATUS:
Released
Printed: Feb 20, 2009
.
Remote FPGA version update and reboot
[align=center][b][font=宋体][size=22.0pt]Remote[/size][/font][/b][b][size=22.0pt]FPGA[/size][/b][b][font=宋体][size=22.0pt]Version Update and Restart[/size][/font][/b][/align][align=left]Today, most commu...
zx_lx FPGA/CPLD
Has anyone designed with SV?
It goes without saying that SV can be used for verification, but it is said that SV can also be used for design in the future, and this is the trend. Are there people who use SV for design now? If so,...
eeleader FPGA/CPLD
About simulating single chip microcomputer in Multisim
When writing a Keil program, a simulation error occurs. The following is the program. Is the problem with the program or the circuit? #include sbit d1=P0^0; void main() { EA=1;//Open general interrupt...
Rodecin 51mcu
Design of Fully Digital Quadrature Phase Shift Keying Demodulator
Abstract: As the core component of the digital satellite video broadcasting (DVB-S) receiving chip, a design of a fully digital quadrature phase shift keying (QPSK) receiving demodulator is given. The...
JasonYoo Analog electronics
"Play Board" + Shared Bicycle Control Board - GPS Module ublox MAX-M8Q
There are two types of GPS modules on this board, one is ublox's MAX-M8Q, and the other is LYNQ's N10. When debugging, I still chose ublox's MAX-M8Q. . When testing, use the serial port transparent mo...
chenzhufly Special Edition for Assessment Centres
stm8s-discovery external interrupt problem
,, development environment iar; st_link; stm8sdiscovery system version; cannot enter interrupt; everyone please help me. The following is all the code, _EXTI in stm8_conf.h has been configured.#includ...
akun200ren stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 757  2230  2653  2688  79  16  45  54  55  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号