EEWORLDEEWORLDEEWORLD

Part Number

Search

2220H1003P00DQR

Description
Ceramic Capacitor, Multilayer, Ceramic, 100V, 16.67% +Tol, 16.67% -Tol, C0G, 30ppm/Cel TC, 0.000003uF, Surface Mount, 2220, CHIP
CategoryPassive components    capacitor   
File Size695KB,2 Pages
ManufacturerSyfer
Download Datasheet Parametric View All

2220H1003P00DQR Overview

Ceramic Capacitor, Multilayer, Ceramic, 100V, 16.67% +Tol, 16.67% -Tol, C0G, 30ppm/Cel TC, 0.000003uF, Surface Mount, 2220, CHIP

2220H1003P00DQR Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
package instruction, 2220
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.000003 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high4.2 mm
JESD-609 codee0
length5.7 mm
Manufacturer's serial number2220
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance16.6667%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingTR, 13 INCH
positive tolerance16.6667%
Rated (DC) voltage (URdc)100 V
seriesSIZE(HIGH Q)
size code2220
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient-/+30ppm/Cel ppm/°C
Terminal surfaceTin/Lead (Sn90Pb10) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
width5 mm
High Q
Capacitors
MS Range
The Syfer MS range offers a
very stable, High Q material
system that provides excellent,
low loss performance in
systems below 3GHz. The
range is available in 0402 to
3640 case sizes with various
termination options including
FlexiCap™. This range of high
frequency capacitors is suitable
for many applications where
economical, high performance
is required.
Specification
Capacitance Values
See Capacitance table overleaf
Mechanical
Termination Material
See Ordering Information overleaf
Solderability
IEC 60068-2-58
Printing
Consult sales office
Lead Free Soldering
Termination codes J and Y ranges are
fully compliant with the RoHS and WEEE
directives and parts are compatible
with lead free solders.
Climatic Category
55/125/56
Reeled Quantities
See Capacitance table overleaf
Electrical
Operating Temperature
-55°C to +125°C
Temperature Coefficient
(Typical)
0 ± 30 ppm/°C
Insulation resistance at +25°C
>100GΩ
Insulation resistance at +125°C
>10GΩ
Ageing rate
None
Piezoelectric Effects
None
Dielectric Absorption
None
Dimensions
L1
T
SA
AR MPLE
REF E AVA KITS
IL
E
OR R TO ABLE
S
S
FOR YFER ALES
DET .COM
AIL
S
W
L2
Size
0402
0505
0603
0805
1206
1111
1210
1812
2220
2225
38/09
3640
Length (L1)
mm (inches)
1.00 ± 0.10 (0.039 ± 0.004)
1.40 ± 0.38 (0.055 ± 0.015)
1.60 ± 0.20 (0.063 ± 0.008)
2.00 ± 0.30 (0.080 ± 0.012)
3.20 ± 0.30 (0.126 ± 0.012)
2.79 +0.51 -0.25 (0.11 +0.02 -0.01)
3.20 ± 0.30 (0.126 ± 0.012)
4.50 ± 0.35 (0.180 ± 0.014)
5.70 ± 0.40 (0.225 ± 0.016)
5.70 ± 0.40 (0.225 ± 0.016)
9.15 ± 0.50 (0.360 ± 0.020)
Width (W)
mm (inches)
0.50 ± 0.10 (0.020 ± 0.004)
1.40 ± 0.25 (0.055 ± 0.010)
0.80 ± 0.20 (0.031 ± 0.008)
1.27 ± 0.20 (0.050 ± 0.008)
1.60 ± 0.20 (0.063 ± 0.008)
2.79 ± 0.38 (0.110 ± 0.015)
2.50 ± 0.30 (0.100 ± 0.012)
3.20 ± 0.30 (0.126 ± 0.012)
5.00 ± 0.40 (0.197 ± 0.016)
6.30 ± 0.40 (0.250 ± 0.016)
10.16 ± 0.50 (0.400 ± 0.020)
Thickness (T)
mm (inches)
Termination Band (L2)
mm (inches)
min
max
0.40 (0.016)
0.50 (0.020)
0.40 (0.016)
0.75 (0.030)
0.75 (0.030)
0.63 (0.025)
0.75 (0.030)
1.00 (0.039)
1.00 (0.039)
1.00 (0.039)
1.50 (0.059)
0.10 (0.004)
0.13 (0.005)
0.10 (0.004)
0.13 (0.005)
0.25 (0.010)
0.13 (0.005)
0.25 (0.010)
0.25 (0.010)
0.25 (0.010)
0.25 (0.010)
0.50 (0.020)
0.60 max (0.024 max)
1.27 max (0.050 max)
0.80 max (0.031 max)
1.30 max (0.051 max)
1.70 max (0.067 max)
2.54 max (0.100 max)
2.00 max (0.079 max)
2.50 max (0.098 max)
2.50 max (0.098 max)
2.50 max (0.098 max)
2.50 max (0.098 max)
FPGA learning sharing---beginners' happiness (remember to use FPGA to complete the control and reading of DS18B20)
[size=4][u] Dear forum friends, [/size] [size=4] After the National Day, I started to talk about the graduation project warm-up topic given to me by my teacher in the forum space: Use the Red Hurrican...
zqzq501311 FPGA/CPLD
The core module design of handheld instrument based on MSP430
[color=red][font=arial][size=2]MSP430[/size][/font][/color][color=red][font=arial][size=2][/size][/ font][/color][color=red][font=arial][siz e=2]Handheld[/size][/font][/color][color=red][font=arial][s...
qwqwqw2088 Microcontroller MCU
Regarding the bit width issue
As the title says, I would like to ask an expert, how should I understand the bit width in Verilog? I have read several books and they only give a few simple examples, which is not very clear to me. W...
ruiquan765 FPGA/CPLD
Lock-in amplifier intelligent detection system
[p=30, null, left][font=宋体][size=3][color=#000000][b]1 Overview[/b] In order to reduce the tedious process of manually operating the phase-locked amplifier during measurement, a phase-locked amplifier...
fish001 Analogue and Mixed Signal
Electronic combination lock
[i=s]This post was last edited by paulhyde on 2014-9-15 04:23[/i] The electronic password lock may have some problems. Please help me analyze how to complete the function of the electronic lock!...
elle0406 Electronics Design Contest
【MSP430 Sharing】MSP430x5xx User Guide
...
ddllxxrr Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1374  409  1462  2853  1138  28  9  30  58  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号