L
Vishay Sfernice
SMD Wraparound Ultra Low Value
Thin Film Resistors
FEATURES
•
NiCr + Ta
2
O
5
resistive layer
•
Pre-soldered or gold terminations
•
No inductance for high frequency applications
•
Alumina substrates for high power handling
capability
•
Resistance range: 0.1
Ω
to 9.99
Ω
•
TCR down to 100 ppm/°C
•
Power rating: Up to 1 W at + 70 °C
With extremely low resistance and high power capabilities,
these ultra low value resistors are available with solderable
or weldable terminations.
DIMENSIONS
in millimeters [inches]
A
B
F
E
D
A
CASE
SIZE
B
D/E
F
POWER
RATING
mW
MAX.
1.17
(0.046)
1.56
(0.061)
2.67
(0.105)
3.26
(0.128)
4.53
(0.178)
125
200
330
500
1000
50
50
50
50
50
0.1
Ω
to 9.99
Ω
0.1
Ω
to 9.99
Ω
0.1
Ω
to 9.99
Ω
0.1
Ω
to 9.99
Ω
0.1
Ω
to 9.99
Ω
LIMITING
ELEMENT
VOLTAGE
V
RESISTANCE
RANGE
(1)
MAX. TOL.
MAX. TOL.
+ 0.152 (+ 0.006) + 0.127 (+ 0.005)
MIN. TOL.
MIN. TOL.
- 0.152 (- 0.006) - 0.127 (- 0.005)
NOM.
NOM.
0.85
(0.033)
1.27
(0.050)
1.60
(0.063)
1.32
(0.052)
2.54
(0.100)
NOM.
TOL.
NOM.
0.76
(0.030)
1.15
(0.045)
MIN.
0.35
(0.014)
0.74
(0.029)
1.85
(0.073)
2.44
(0.096)
3.71
(0.146)
0603
0705
0805
1206
1505
2010
Notes
1.52
(0.060)
1.91
(0.075)
3.06
(0.120)
3.81
(0.150)
5.08
(0.200)
0.38
(0.015)
0.40
(0.016)
0.13
(0.005)
2.26
(0.089)
2.85
(0.112)
4.12
(0.162)
0.48
(0.019)
To be read in conjunction with table “Tolerance and TCR vs. Ohmic Value”
• Size 2512 under development
* Pb containing terminations are not RoHS compliant, exemptions may apply
** Please see document “Vishay Material Category Policy”:
www.vishay.dom/doc?99902
Document Number: 53018
Revision: 29-Oct-09
For technical questions, contact:
sfer@vishay.com
www.vishay.com
57
(1)
L
Vishay Sfernice
SMD Wraparound Ultra Low Value
Thin Film Resistors
SUGGESTED LAND PATTERN
(to IPC-7351A)
G
min.
X
max.
Z
max.
DIMENSIONS (in millimeter)
CHIP SIZE
Z
max.
0603
0705/0805
1206
1505
2010
Note
• Size 2512 under development
2.37
2.76
3.91
4.66
5.93
G
min.
0.35
0.74
1.85
2.44
3.71
X
max.
0.98
1.40
1.73
1.45
2.67
Option: Enlarged Terminations
For stringent and special power dissipation requirements,
the thermal resistance between the resistive layer and
the solder joint can be reduced using enlarged terminations
chip resistors which are soldered on large and thick
copper pads acting as heat sinks (see application note:
“Power Dissipation in High Precision Vishay Sfernice Chip
Resistors and Arrays (P Thin Film, PRA Arrays, CHP Thick
Film)”:
www.vishay.com/doc?53048).
For enlarged terminations: Please consult Vishay Sfernice.
ELECTRICAL SPECIFICATIONS
Resistance range:
Resistance tolerance:
Power dissipation:
Temperature coefficient:
0.1
Ω
to 9.99
Ω
± 1 % to ± 10 %
0.125 mW to 1 W at + 70 °C
Down to 100 ppm/°C
POWER DERATING CURVE
Rated Power (%)
100
80
60
40
20
0
CLIMATIC SPECIFICATIONS
Operating temp. range:
- 55 °C to + 155 °C
MECHANICAL SPECIFICATIONS
Substrate:
Resistive layer:
Coating:
Terminations:
Alumina
NiCr + Ta
2
O
5
Silicone
Solderable
B type:
SnPb over nickel barrier
N type:
SnAg over nickel barrier
G type:
Gold over nickel barrier
0
20
40
60 70
80
100
120
140 155
Ambient Temperature in °C
TOLERANCE AND TCR VS. OHMIC VALUE
VALUE
RANGE
0R1 < 0R25
0R25 < 0R5
0R5 < 9R99
0R1 < 0R5
0R5 < 9R99
TIGHTEST
TOLERANCE
(%)
1
1
1
10
5
BEST TCR
(ppm/°C)
300
200
100
300
200
TERMINATIONS
N or B
N or B
N or B
G
G
www.vishay.com
58
For technical questions, contact:
sfer@vishay.com
Document Number: 53018
Revision: 29-Oct-09
L
SMD Wraparound Ultra Low Value
Thin Film Resistors
PACKAGING
Several types of packaging are proposed: waffle-pack and
tape and reel
NUMBER OF PIECES PER PACKAGE
SIZE
MOQ
WAFFLE PACK
2" × 2"
TAPE AND REEL
MIN.
MAX.
TAPE
WIDTH
Vishay Sfernice
PACKAGING RULES
Waffle Pack
Can be filled up to maximum quantity indicated in the table
here above, taking into account the minimum order quantity.
When quantity ordered exceeds maximum quantity of a
single waffle pack, the waffle packs are stacked up on the top
of each other and closed by one single cover.
To get “not stacked up” waffle pack in case of ordered
quantity > maximum number of pieces per package:
Please concult Vishay/Sfernice for specific ordering
code
Tape and Reel
Can be filled up to maximum quantity indicated in the table
here above, taking into account the minimum order quantity.
When quantity ordered is between the MOQ and the
maximum reel capacity, only one reel is provided.
When several reels are needed for ordered quantity
within MOQ and maximum reel capacity: Please consult
Vishay Sfernice for specific ordering code
0402
0603
0805
0705
1206
1505
60
2010
Note
(1)
12 mm on request
• Size 2512 under development
2000
8 mm
(1)
100
4000
100
140
100
8 mm
PERFORMANCE
VALUES AND DRIFT
TESTS
CONDITIONS
MIL-R-55342
REQUIREMENTS
± 0.25 %
± 0.10 %
± 0.25 %
± 0.25 %
TYPICAL
PERFORMANCES
± 0.02 %
± 0.01 %
± 0.01 %
± 0.04 %
Thermal shock
Short time overload
Low temperature operation
Resistance to solder heat
MIL-R-55342 C
MIL-STD-702-Method 107
MIL-R-55342 C
PARA 3.10.4.7.5
MIL-R-55342 C
PARA 3.9 and 4.7.4
MIL-R-55342 C
PARA 3.12, 4.7.7, 4.7.1.2
MIL-R-55342 C
PARA 3.13 and 4.7.8
MIL-STD-202-Method 106
MIL-R-55342 C
PARA 3.11 and 4.7.6
MIL-R-55342 C
2000 h Pn at 70 °C
MIL-STD-202-Method 108
Moisture resistance
± 0.40 %
± 0.01 %
High temperature
± 0.20 %
± 0.075 %
Load life
± 0.50 %
± 0.15 %
Document Number: 53018
Revision: 29-Oct-09
For technical questions, contact:
sfer@vishay.com
www.vishay.com
59
L
Vishay Sfernice
SMD Wraparound Ultra Low Value
Thin Film Resistors
GLOBAL PART NUMBER INFORMATION
New Global Part Numbering: L0805K1R00FBT0046
L
GLOBAL
MODEL
L
0
8
0
5
K
1
R
0
0
F
B
T
0
0
4
6
SIZE
0603
0705
0805
1206
1505
2010
TCR
H
= ± 50 ppm
K
= ± 100 ppm
L
= ± 200 ppm
M
= ± 300 ppm
VALUE
R designated
decimal point
For values under 1R
if 3 significant digits:
Rxxx
if 2 significant digits:
xRxx
TOLERANCE
F
=±1%
G
=±2%
H
=±3%
J
=±5%
K
= ± 10 %
TERMINATION
B:
SnPb over
nickel barrier
N:
SnAg over
nickel barrier
G:
gold over
nickel barrier
PACKAGING
(1)
Blank:
Waffle pack
T:
Tape
and reel
OPTION
Leave
blank if
no option
B:
Lead bearing version
N and G:
Lead (Pb)-free/
RoHS version
Historical Part Number example: L 0805 K 1R00 1 % B T R0046
L
MODEL
Note
For specific quantity of parts per packaging please consult Vishay Sfernice
• Size 2512 under development
(1)
0805
SIZE
K
TCR
1R00
VALUE
1%
TOLERANCE
B
TERMINATION
T
PACKAGING
(1)
R0046
OPTION
www.vishay.com
60
For technical questions, contact:
sfer@vishay.com
Document Number: 53018
Revision: 29-Oct-09
Legal Disclaimer Notice
Vishay
Disclaimer
All product specifications and data are subject to change without notice.
Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf
(collectively, “Vishay”), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein
or in any other disclosure relating to any product.
Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any
information provided herein to the maximum extent permitted by law. The product specifications do not expand or
otherwise modify Vishay’s terms and conditions of purchase, including but not limited to the warranty expressed
therein, which apply to these products.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this
document or by any conduct of Vishay.
The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless
otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such
applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting
from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding
products designed for such applications.
Product names and markings noted herein may be trademarks of their respective owners.
Document Number: 91000
Revision: 18-Jul-08
www.vishay.com
1
Linux and Android
京公网安备 11010802033920号
EEWORLD
