DRF-C37P-J-122 datasheet, PDF - EEWORLD Datasheet

DRF-C37P-J-122: DescriptionD Type Connector, 37 Contact(s), Male, 0.109 inch Pitch, Solder Terminal, Receptacle; CategoryThe connector The connector; File Size309KB，5 Pages; ManufacturerSingatron Enterprises Co

Download Datasheet Parametric View All

DRF-C37P-J-122 Overview

D Type Connector, 37 Contact(s), Male, 0.109 inch Pitch, Solder Terminal, Receptacle

Parameter Name	Attribute value
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	FERRITE FILTER, 0.318 FTPRINT
body width	0.494 inch
body length	2.729 inch
Body/casing type	RECEPTACLE
Contact to complete cooperation	AU ON NI
Contact completed and terminated	GOLD
Contact point gender	MALE
Contact material	BRASS
contact mode	STAGGERED
Contact resistance	8 mΩ
Contact style	RND PIN-SKT
Dielectric withstand voltage	1000VAC V
Filter function	YES
maximum insertion force	2.502 N
Insulation resistance	5000000000 Ω
Insulator color	BLUE
insulator material	GLASS FILLED POLYBUTYLENE TEREPHTHALATE
Manufacturer's serial number	DRF
Plug contact pitch	0.109 inch
Match contact row spacing	0.112 inch
Installation option 2	JACKSCREW
Installation method	RIGHT ANGLE
Installation type	BOARD
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
PCB contact pattern	STAGGERED
PCB contact row spacing	2.8448 mm
Plating thickness	FLASH inch
Rated current (signal)	5 A
Guideline	UL
reliability	COMMERCIAL
Shell surface	ZINC
Shell material	STEEL
Terminal length	0.125 inch
Terminal pitch	2.7686 mm
Termination type	SOLDER
Total number of contacts	37
Evacuation force-minimum value	1.112 N

What should I do if there is more than one testbench file when using modelsim simulation in Quartus II?: For example, my testbench consists of three Verilog files: tb_bin_gen.v, tb_bin_monitor.v and tb_bin_counter_top.v, among which tb_bin_counter_top.v is the top-level file of the testbench. In the Sett...; zpccx FPGA/CPLD

Question about STM32 advanced timer configured as external clock mode 2?: Hello everyone! I want to use the advanced timer 1 of STM32F103RBT6 (also known as ALIENTEK MiniSTM32) to measure the number of external counts. Use external clock mode 2. The current code is as follo...; xwluo2011 stm32/stm8

How to properly operate the matrix switch of LPC800 series: [align=left][font=宋体][size=5] I have been learning about LPC810 recently, and encountered some problems in the process of running the matrix switch; [/size][/font][/align][align=left][font=宋体][size=5]...; desk1983 NXP MCU

Can any expert help me turn the following C into an assembly program and send the picture to everyone, urgent! ! ! ! ! ! ! ! !: #include#define uint unsigned int #define uchar unsigned char sbit ledlk=P1^0; sbit smglk=P1^1; sbit smgbitlk=P1^2;sbit key1=P3^0; sbit key2=P3^1; sbit key3=P3^2; sbit key4=P3^3; sbit led1=P2^0; sbit ...; miracle烟火 MCU

Astable Waveform Oscillator Waveform Explanation: This is an astable waveform oscillator circuit I saw in a document. The circuit diagram is shown in Figure 1. The author said the waveform is shown in Figure 2, but I can't figure out why Vbe1 will ha...; dengjieee Analog electronics

Test your eyesight: An abnormal picture is as follows:Original picture:Note: The original picture is 24-bit true color, and the display on the LCD is 565. The same 240*320...; dontium Integrated technical exchanges

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components