EEWORLDEEWORLDEEWORLD

Part Number

Search

8LT5-17ZC20SNL

Description
MIL Series Connector,
CategoryThe connector    The connector   
File Size98KB,1 Pages
ManufacturerEsterline Technologies Corporation
Download Datasheet Parametric View All

8LT5-17ZC20SNL Overview

MIL Series Connector,

8LT5-17ZC20SNL Parametric

Parameter NameAttribute value
Reach Compliance Codeunknown
ECCN codeEAR99
Connector typeMIL SERIES CONNECTOR
8LT Series
MIL-DTL-38999 Series I
Type 2 - Short square flange receptacle (not accepting backshell)
A
B
4 holes ØH
Panel cut out
Ø
ØD
ØC
K
F
E
G
J
Shell
size
09
1
1
1
3
15
1
7
1
9
21
23
25
A
Min
Max
Min
B
20.71 20.83
5.40
19.96 20.08
6.1
5
ØC
Max Min Max
1
4.40
1
4.53
1
7.65
1
7.78
21.40
21.59
5.55
24.65
24.77
27.82 27.94
29.24 30.66
33.70 33.83
6.35
36.92 37.00
40.06 40.18
ØD
E
Min Max Min Max
9.85 9.95
1
2.80 1
2.90
16.00 16.10
2.1
4
2.54
18.95 19.05
22.10 22.20
25.10 25.20
28.25 28.35
31.40
31.50
2.90 3.30
34.60 34.70
F
18.26
20.62
23.01
24.61
26.97
29.36
31.75
34.93
38.10
G
Min
23.70
26.05
28.50
30.85
33.20
36.40
39.55
42.75
46.00
Max
24.30
26.70
29.05
31.45 3.25
33.80
37.00
40.1
5
43.35
3.73
46.50
ØH
Min Max
J
4 holes ØL
J
ØK
ØL
18.26
20.62
23.01
3.35
24.61
26.97
29.36
31.75
34.92
3.83
38.10
16.66
20.22
23.42
26.59 3.25
30.96
32.94
36.1
2
39.29
3.91
42.47
Type 5 - Plug with RFI shielding
Type 15 - Plug with RFI shielding (not accepting backshell)
B
A
B
See Detail p.22
Type 5
Shell size
A
Max
Min
B
Max
09
21.80
31.28
31.35
1
1
25.00
31.28
31.35
1
3
29.30
31.28
31.35
Type 5 and 1
5
15
32.50
31.28
31.35
1
7
35.70
31.28
31.35
Type 1
5
1
9
38.50
31.28
31.35
21
41.70
31.28
31.35
23
43.85
31.28
31.35
25
48.00
31.28
31.35
Note: All dimensions are in millimeters (mm)
© 201 - SOURIAU
3
21
Newbie asks for advice on PLL
I am using a development board, the device model is Cyclone II: EP2C5Q208C8, the PLL inputs a 30M clock from an external pin, and the output three clocks are set to 30M, 120M, and 180M respectively. T...
fpgalenr FPGA/CPLD
EEWORLD University - Keysight Two-Minute Mentor Season 1
Keysight Two-Minute Mentor Season 1 : https://training.eeworld.com.cn/course/4657Explain acquisition, triggering, coupling, noise, jitter, etc. in simple terms...
老白菜 Analog electronics
Negative power rails won't go away
[color=#a0522d]Background Negative power rails are used with major IC building blocks such as digital-to-analog converters (DACs), analog-to-digital converters (ADCs), operational amplifiers, and GaAs...
qwqwqw2088 Analogue and Mixed Signal
PIC16F877A AD Conversion
The AD conversion digital tube displays a decreasing value. Unplug the power supply and restart from 4.99 volts. The analog input is connected from the 5V regulator tube on the same board and connecte...
小灰 Microchip MCU
Discuss FPGA interview questions
Implement a clock generator using Verilog/ VHDL . The requirements are as follows: a . Realize 2-way and 4-way frequency division b . Make the skew of the two output clocks as small as possible c . Af...
eeleader FPGA/CPLD
The Definitive Guide to Visual Studio Code
This book introduces all aspects of Visual Studio Code from the basics to the depth, mainly including the core components of Visual Studio Code, usage tips, advanced applications, plug-in recommendati...
arui1999 Download Centre

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1658  656  542  2759  661  34  14  11  56  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号