EEWORLDEEWORLDEEWORLD

Part Number

Search

3199DF823T025MNR1

Description
Aluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 25V, 50% +Tol, 10% -Tol, 82000uF, Stud Mount, CAN, ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size426KB,4 Pages
ManufacturerCDE [ CORNELL DUBILIER ELECTRONICS ]
Environmental Compliance  
Download Datasheet Parametric View All

3199DF823T025MNR1 Overview

Aluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 25V, 50% +Tol, 10% -Tol, 82000uF, Stud Mount, CAN, ROHS COMPLIANT

3199DF823T025MNR1 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
package instruction,
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance82000 µF
Capacitor typeALUMINUM ELECTROLYTIC CAPACITOR
diameter44.5 mm
dielectric materialsALUMINUM (WET)
ESR5.9 mΩ
length117.5 mm
Manufacturer's serial number3199
Installation featuresSTUD MOUNT
negative tolerance10%
Number of terminals2
Maximum operating temperature85 °C
Minimum operating temperature-55 °C
Package shapeCYLINDRICAL PACKAGE
Package formScrew Ends
polarityPOLARIZED
positive tolerance50%
Rated (DC) voltage (URdc)25 V
ripple current17500 mA
series3199
surface mountNO
Terminal pitch19.1 mm
Terminal shapeBINDING POST
Type 3199
Aluminum Electrolytic, Screw Terminals, Switching and Audio Output
Screw Terminal Capacitors for Power Output Filtering
With twice the capacitance of Type 3191 capacitor,
Type 3199 extends output filtering performance into
higher power, especially with cold temperature require-
ments. It’s available with the capacitor element pot-
ted in place for lowest cost or secured by rills, spoon
shaped dimples in the side of the can. Rilled construc-
tion offers high vibration and shock withstanding and
excellent heat transfer for higher ripple current.
Outline Drawing
Highlights
Stud mount available
High current application
Industrial applications
Smoothing and filtering
Audio power supplies
Specifications
Operating Temperature:
–55 to + 85 ºC
Rated Voltage:
7.5 Vdc to 75 Vdc
Capacitance Range:
3900 µF to 1.2 F
Capacitance Tolerance:
–10 to + 30%; –10 to +50%; ±20%
Ripple Current Multiplier:
Ambient Temperature
Temperature
I
R
Multiplier
45 ºC
2.24
60 Hz
0.90
55 ºC
2.00
120 Hz
1.00
65 ºC
1.73
300 Hz
1.05
75 ºC
1.41
85 ºC
1.00
Frequency
Frequency
I
R
Multiplier
1000 Hz
≥10
Khz
1.10
1.15
Complies with the EU Directive
2002/95/EC requirement restricting
the use of Lead (Pb), Mercury (Hg),
Cadmium (Cd), Hexavalent chromium
(Cr(VI)), PolyBrominated Biphenyls
(PBB) and PolyBrominated Diphenyl
Ethers (PBDE).
Life Test:
Endurance, 5000 h at rated voltage and 85 ºC
Δ Capacitance: ±10%
ESR ≤ 200% of limit
DCL ≤ 100% of limit
Shelf Life:
Storage, 500 h at 85 ºC
Δ Capacitance: ±10%
ESR ≤ 175% of limit
DCL ≤ 200% of limit
Vibration:
10 to 500 Hz, 0.75 mm or 10 g* if less,
3 directions, 2 h ea
Δ Capacitance: ±5%
no visible damage or leakage
*15 g if rilled construction
CDM Cornell Dubilier • 140 Technology Place. • Liberty, SC • 29657 • Phone: (864)843-2277 • Fax: (864)843-3800 • www.cde.com
AD information compilation
AD: Analog-to-digital conversion, converting analog signals into digital signals for easy processing by digital devices. Some AD posts on forums are sorted out, as well as some information collected f...
soso MCU
How to understand the sentence "Set Field Margin Level Command" in the chip manual?
As the title says, I don't know what this sentence means in terms of flash reading and writing settings. Please help me, thank you....
lshyu5 Embedded System
Help my classmate
Everyone please give me a thumbs up, thank you! [:$][^o)][8o|][:^)]...
wenchuenyi000 MCU
Ask: Multi-channel audio acquisition design solution
I want to make a set of hardware to realize 8-channel audio acquisition, and transmit it in real time through the network interface on the hardware (with the PC). Can anyone provide technical support?...
yuanwai001 DSP and ARM Processors
Altera series FPGA chip IP core detailed explanation.pdf
Altera series FPGA chip IP core detailed explanation .pdf...
zxopenljx FPGA/CPLD
A question about delay detection
The following code always fails to compile, and the error displayed is: Error (10822): HDL error at test17.vhd(384): couldn't implement registers for assignments on this clock edge The main meaning of...
dandanzhou FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2425  152  853  2611  1232  49  4  18  53  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号