3KH40/9JND5(104) datasheet, PDF

3KH40/9JND5(104): DescriptionCard Edge Connector, 80 Contact(s), 2 Row(s), Right Angle, 0.1 inch Pitch, Solder Terminal, Hole .125-.137, Black Insulator, Receptacle; CategoryThe connector The connector; File Size535KB，5 Pages; ManufacturerWPI Viking Electronics Inc.

Download Datasheet Parametric View All

3KH40/9JND5(104) Overview

Card Edge Connector, 80 Contact(s), 2 Row(s), Right Angle, 0.1 inch Pitch, Solder Terminal, Hole .125-.137, Black Insulator, Receptacle

Parameter Name	Attribute value
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	NONE
Board mount options	MOUNTING FLANGE
body width	0.37 inch
subject depth	0.81 inch
body length	4.835 inch
Body/casing type	RECEPTACLE
Connector type	CARD EDGE CONNECTOR
Contact to complete cooperation	AU ON NI
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact resistance	10 mΩ
Contact style	BELLOWED TYPE
Dielectric withstand voltage	650VAC V
maximum insertion force	2.78 N
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	GLASS FILLED PHENOLIC
MIL compliance	YES
Manufacturer's serial number	JND
Plug contact pitch	0.1 inch
Installation option 1	HOLE .125-.137
Installation option 2	OFFSET
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	5.08 mm
Plating thickness	10u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	MIL-C-21097
Terminal length	0.225 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	80
Evacuation force-minimum value	.278 N

About Digital Signal Processing on FPGA: I am studying digital signal processing in FPGA and would like to find some relevant information.[if gte mso 9]>MicrosoftInternetExplorer402DocumentNotSpecified7.8Normal0MicrosoftInternetExplorer402Do...; 白丁 FPGA/CPLD

Several ways to solve the problem of insufficient code space in STM8: The development environment used is IAR 1. Increase the optimization level Project Options -> C/C++ compiler-> optimizations 2. If you use the ST driver library, find USE_FULL_ASSERT and disable it, w...; gglong77 stm32/stm8

Looking for a usbblaster driver for quartus 12.0: Please pack and send it to my email address, thank you [email]qz880818@sina.com[/email]...; CMika FPGA/CPLD

ESD laptop restart: When conducting an ESD test on the notebook C component, the notebook will restart. Does it affect the restart circuit?...; DELL_530 PCB Design

Can z-stack have multiple coordinators in the same PANID? Why?: Can z-stack have multiple coordinators in the same PANID? Why?...; gbjj123 RF/Wirelessly

【Play with C2000 Launchpad】 2. Familiar with CCS environment development 1: [align=left]【Play around with C2000 Launchpad】 [/font]2. Familiarize yourself with the CCS development environment 1[/font][/align][align=left]Reference 1 is Example_2802xGpioToggle.c Create a new pro...; 蓝雨夜 Microcontroller MCU

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components