DRF-B25P-HJ-622 datasheet, PDF

DRF-B25P-HJ-622: DescriptionD Type Connector, 25 Contact(s), Male, 0.109 inch Pitch, Solder Terminal, #4-40, Receptacle; CategoryThe connector The connector; File Size309KB，5 Pages; ManufacturerSingatron Enterprises Co

Download Datasheet Parametric View All

DRF-B25P-HJ-622 Overview

D Type Connector, 25 Contact(s), Male, 0.109 inch Pitch, Solder Terminal, #4-40, Receptacle

Parameter Name	Attribute value
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	FERRITE FILTER, 0.318 FTPRINT
body width	0.494 inch
body length	2.088 inch
Body/casing type	RECEPTACLE
Contact to complete cooperation	AU ON NI
Contact completed and terminated	GOLD
Contact point gender	MALE
Contact material	BRASS
contact mode	STAGGERED
Contact resistance	8 mΩ
Contact style	RND PIN-SKT
Dielectric withstand voltage	1000VAC V
Filter function	YES
maximum insertion force	2.502 N
Insulation resistance	5000000000 Ω
Insulator color	BLUE
insulator material	GLASS FILLED POLYBUTYLENE TEREPHTHALATE
Manufacturer's serial number	DRF
Plug contact pitch	0.109 inch
Match contact row spacing	0.112 inch
Installation option 1	#4-40
Installation option 2	INSERT,JACKSCREW
Installation method	RIGHT ANGLE
Installation type	BOARD
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
PCB contact pattern	STAGGERED
PCB contact row spacing	2.8448 mm
Plating thickness	30u inch
Rated current (signal)	5 A
Guideline	UL
reliability	COMMERCIAL
Shell surface	ZINC
Shell material	STEEL
Terminal length	0.125 inch
Terminal pitch	2.7686 mm
Termination type	SOLDER
Total number of contacts	25
Evacuation force-minimum value	1.112 N

Good resources of the week (PCB category) Second week of April: [url=https://download.eeworld.com.cn/detail/haojz/560766]Very Practical Cadence Reference Manual[/url] [url=https://download.eeworld.com.cn/detail/swallow_sz/560711]OMRON B3W Sealed Tactile Switch Spe...; okhxyyo PCB Design

FPGA Design Practice (Logic): FPGA Design Practice (Logic) is aimed at the vast number of FPGA/CPLD beginners. It explains FPGA/CPLD and related basic knowledge from scratch, and uses a motherboard-based learning kit that supports...; arui1999 Download Centre

SIMterix-Simplies~4~ Verilog: In the case of mixed integer and analog systems, simulation can only simulate Verilog or analog. If the digital part has only output, it is OK, just edit the voltage source and import the waveform fil...; xutong Analog electronics

CCS Error: DEBUG: Error 2863: The control PushButton2 on dialog Installation_Type_Dialog needs the icon TypicalInstall.bmp in size 48x48, but that size is not available. Loading the first available sizeInternal ...; feiyun DSP and ARM Processors

When the CEdit control is deleted by pressing the back key under EVC4.0\wince5, the content of CEdit is not updated: The cursor has moved over, but the string is still displayed there. It is updated only when the line is deleted. If you enter again, it will overlap with the previous word. And this problem only occur...; zhangheng Embedded System

After IAR compiles and downloads the code, how do I know the total length of the code and where the address is from and to?: Is there any automatically generated file that I can look at directly?Thanks!...; jsglf Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components