EEWORLDEEWORLDEEWORLD

Part Number

Search

TS68EN360VR33L

Description
RISC PROCESSOR, CPGA241
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size856KB,82 Pages
ManufacturerAtmel (Microchip)
Download Datasheet Parametric View All

TS68EN360VR33L Overview

RISC PROCESSOR, CPGA241

TS68EN360VR33L Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerAtmel (Microchip)
Parts packaging codePGA
package instructionPGA, PGA241M,18X18
Contacts241
Reach Compliance Codeunknow
ECCN code3A991.A.2
Address bus width32
bit size32
boundary scanYES
maximum clock frequency33 MHz
External data bus width32
FormatFIXED POINT
Integrated cacheNO
JESD-30 codeS-CPGA-P241
JESD-609 codee0
length47.245 mm
low power modeYES
Number of terminals241
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codePGA
Encapsulate equivalent codePGA241M,18X18
Package shapeSQUARE
Package formGRID ARRAY
power supply5 V
Certification statusNot Qualified
Maximum seat height4.96 mm
speed33 MHz
Maximum supply voltage5.25 V
Minimum supply voltage4.75 V
Nominal supply voltage5 V
surface mountNO
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formPIN/PEG
Terminal pitch2.54 mm
Terminal locationPERPENDICULAR
width47.245 mm
uPs/uCs/peripheral integrated circuit typeMICROPROCESSOR, RISC
Features
CPU32+ Processor (4.5 MIPS at 25 MHz)
– 32-bit Version of the CPU32 Core (Fully Compatible with the CPU32)
– Background Debug Mode
– Byte-misaligned Addressing
Up to 32-bit Data Bus (Dynamic Bus Sizing for 8 and 16 Bits)
Up to 32 Address Lines (At Least 28 Always Available)
Complete Static Design (0 - 25 MHz Operation)
Slave Mode to Disable CPU32+ (Allows Use with External Processors)
– Multiple QUICCs Can Share One System Bus (One Master)
– TS68040 Companion Mode Allows QUICC to be a TS68040 Companion Chip and
Intelligent Peripheral (22 MIPS at 25 MHz)
– Peripheral Device of TSPC603e (see DC415/D note)
Four General-purpose Timers
– Superset of MC68302 Timers
– Four 16-bit Timers or Two 32-bit Timers
– Gate Mode Can Enable/Disable Counting
Two Independent DMAs (IDMAs)
System Integration Module (SIM60)
Communications Processor Module (CPM)
Four Baud Rate Generators
Four SCCs (Ethernet/IEEE 802.3 Optional on SCC1-Full 10 Mbps Support)
Two SMC
V
CC
= +5V ± 5%
f
max
= 25 MHz and 33 MHz
Military Temperature Range: -55°C < T
C
< +125°C
P
D
= 1.4 W at 25 MHz; 5.25V
2 W at 33 MHz; 5.25V
32-bit Quad
Integrated
Communication
Controller
TS68EN360
Description
The TS68EN360 QUad Integrated Communication Controller (QUICC
) is a versatile
one-chip integrated microprocessor and peripheral combination that can be used in a
variety of controller applications. It particularly excels in communications activities.
The QUICC (pronounced “quick”) can be described as a next-generation TS68302
with higher performance in all areas of device operation, increased flexibility, major
extensions in capability, and higher integration. The term “quad” comes from the fact
that there are four serial communications controllers (SCCs) on the device; however,
there are actually seven serial channels: four SCCs, two serial management control-
lers (SMCs), and one serial peripheral interface (SPI).
Screening/Quality
This product is manufactured in full compliance with:
MIL-STD-883 (class B)
QML (class Q)
or according to Atmel standards
Rev. 2113A–HIREL–03/02
1

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1071  1748  1156  319  1028  22  36  24  7  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号