D-SUB-205AE25KATDBY3 datasheet, PDF

D-SUB-205AE25KATDBY3: DescriptionD Type Connector, 25 Contact(s), Female, 0.109 inch Pitch, Solder Terminal, M2.6, Plug; CategoryThe connector The connector; File Size124KB，1 Pages; ManufacturerPalPilot; Environmental Compliance

Download Datasheet Parametric View All

D-SUB-205AE25KATDBY3 Overview

D Type Connector, 25 Contact(s), Female, 0.109 inch Pitch, Solder Terminal, M2.6, Plug

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	ROHS COMPLIANT,HEX-SCREWS
body width	0.492 inch
subject depth	0.492 inch
body length	2.091 inch
Body/casing type	PLUG
Contact to complete cooperation	GOLD (5) OVER NICKEL (50)
Contact completed and terminated	Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	FEMALE
Contact material	COPPER ALLOY
contact mode	STAGGERED
Contact resistance	15 mΩ
Contact style	RND PIN-SKT
Dielectric withstand voltage	1000VAC V
Insulation resistance	3000000000 Ω
Insulator color	BLACK
insulator material	POLYAMIDE
JESD-609 code	e3
Manufacturer's serial number	205
Plug contact pitch	0.109 inch
Match contact row spacing	0.112 inch
Installation option 1	M2.6
Installation option 2	RIVET
Installation method	RIGHT ANGLE
Installation type	BOARD
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	105 °C
Minimum operating temperature	-55 °C
PCB contact pattern	STAGGERED
PCB contact row spacing	2.8448 mm
Plating thickness	5u inch
Rated current (signal)	3 A
Guideline	UL
reliability	COMMERCIAL
Shell surface	TIN
Shell material	STEEL
Terminal length	0.125 inch
Terminal pitch	2.7686 mm
Termination type	SOLDER
Total number of contacts	25

How to make a radio frequency card using discrete components?: Hello everyone, I recently participated in the school's electronic design competition, and the topic was "RFID card reader and radio frequency card design". The topic requires that the radio frequency...; 不能自己 RF/Wirelessly

Implementation of Digital Stopwatch Based on Xilinx FPGA: The main purpose of this project is to design a digital stopwatch based on Xilinx FPGA, master the working principle of Xilinx FPGA, the display principle of dynamic LED, and the working principle of ...; CMika FPGA/CPLD

How should I draw the various layers of the Allegro pad pins?: 1. How should I draw each layer when drawing pads in Allegro ? How should I draw surface mount pads? How should I draw through-hole pads? Mainly, I don’t know how to get the size of each layer. Is the...; shijizai PCB Design

Share your experience on the calibration algorithm of AD sampling accuracy in DSP programming: The F2812 has an internal integrated ADC conversion module. This module is a 12-bit, pipelined analog-to-digital converter with a built-in dual sample-and-hold (S/H) and can select 16-channel inputs i...; Aguilera DSP and ARM Processors

MSP430 variant 3-wire SPI bus implementation (for DS1302 clock chip): As the title says, this is the so-called abnormal version of the 3-wire SPI bus on the Internet: one clock line, one enable line, and one bidirectional IO line. 　　One module, two files: //spi3.c #incl...; fish001 Microcontroller MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components