EEWORLDEEWORLDEEWORLD

Part Number

Search

A3P1000-FG484YT

Description
Field Programmable Gate Array
CategoryProgrammable logic devices    Programmable logic   
File Size8MB,154 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Download Datasheet Parametric View All

A3P1000-FG484YT Overview

Field Programmable Gate Array

A3P1000-FG484YT Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Reach Compliance Codecompliant
Revision 5
Automotive ProASIC3 Flash Family FPGAs
Features and Benefits
Extended Temperature AEC-Q100–Qualified Devices
• Grade 2: –40°C to 105°C T
A
(115°C T
J
)
• Grade 1: –40°C to 125°C T
A
(135°C T
J
)
• PPAP Documentation
Low Power
• 1.5 V Core Voltage
• Support for 1.5-V-Only Systems
• Low-Impedance Flash Switches
High-Performance Routing Hierarchy
• Segmented, Hierarchical Routing and Clock Structure
• High-Performance, Low-Skew Global Network
• Architecture Supports Ultra-High Utilization
Firm-Error Immune
• Only Automotive FPGAs to Offer Firm-Error Immunity
• Can Be Used without Configuration Upset Risk
Advanced I/O
700 Mbps DDR, LVDS-Capable I/Os
1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation
Bank-Selectable I/O Voltages—up to 4 Banks per Chip
Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V /
2.5 V / 1.8 V / 1.5 V, 3.3 V PCI / 3.3 V PCI-X, and LVCMOS
2.5 V / 5.0 V Input
Differential I/O Standards: LVPECL, LVDS, B-LVDS, and
M-LVDS (A3P250 and A3P1000)
I/O Registers on Input, Output, and Enable Paths
Hot-Swappable and Cold-Sparing I/Os
Programmable Output Slew Rate and Drive Strength
Weak Pull-Up/-Down
IEEE 1149.1 (JTAG) Boundary Scan Test
Pin-Compatible Packages across the Automotive ProASIC
®
3
Family
High Capacity
• 60 k to 1 M System Gates
• Up to 144 kbits of SRAM
• Up to 300 User I/Os
Reprogrammable Flash Technology
• 130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS
Automotive Process
• Instant On Level 0 Support
• Single-Chip Solution
• Retains Programmed Design when Powered Off
On-Chip User Nonvolatile Memory
• 1 kbit of FlashROM with Synchronous Interface
High Performance
• 350 MHz System Performance
• 3.3 V, 66 MHz 64-Bit PCI
Clock Conditioning Circuit (CCC) and PLL
• Six CCC Blocks, One with an Integrated PLL
• Configurable Phase Shift, Multiply/Divide, Delay Capabilities,
and External Feedback
• Wide Input Frequency Range (1.5 MHz up to 350 MHz)
In-System Programming (ISP) and Security
• ISP Using On-Chip 128-Bit Advanced Encryption Standard
(AES) Decryption via JTAG (IEEE 1532–compliant)
• FlashLock
®
Designed to Provide High-Level Security for FPGA
Contents (anti-tampering)
SRAMs
• Variable-Aspect-Ratio 4,608-Bit RAM Blocks (×1, ×2, ×4, ×9,
and ×18 organizations available)
Table 1 • Automotive ProASIC3 Product Family
ProASIC3 Devices
System Gates
VersaTiles (D-flip-flops)
RAM kbits (1,024 bits)
4,608-Bit Blocks
FlashROM Bits
Secure (AES) ISP
Integrated PLL in CCCs
VersaNet Globals1
I/O Banks
Maximum User I/Os
Package Pins
VQFP
FBGA
QFN
2
A3P060
60 k
1,536
18
4
1k
Yes
1
18
2
96
VQ100
FG144
A3P125
125 k
3,072
36
8
1k
Yes
1
18
2
133
VQ100
FG144
QNG132
A3P250
250 k
6,144
36
8
1k
Yes
1
18
4
157
VQ100
FG144, FG256
QNG132
A3P1000
1M
24,576
144
32
1k
Yes
1
18
4
300
FG144, FG256, FG484
Notes:
1. Six chip-wide (main) globals and three additional global networks in each quadrant are available.
2. QFN packages are available as RoHS compliant only.
January 2013
© 2013 Microsemi Corporation
I
Let's DIY an FPGA development board together. Sign up~~~
[align=left][font=Helvetica][size=10.5pt]DIY FPGA[/size][/font][font=宋体][size=10.5pt]Opening Remarks of Development Board Activity[/size][/font][font=Helvetica][size=10.5pt][/size][/font][/align] [ali...
jyl EEWORLD Event Highlights
When wince5.0 uses DnsQuery_W() to implement gethostbyname, the system does not support
When using DnsQuery_W() to implement gethostbyname in wince5.0, the return value is always 120 (function not supported by the system). The header file and lib file correctly include the call. I don't ...
yiwu1114 Embedded System
Students from Sino-US Aiti .NET Training Base were invited to be special lecturers of Microsoft MSDN
Warm congratulations to the trainees of Sino-US .NET training base for being invited as special lecturers of Microsoft MSDN. Brief introduction of the trainee: Mu** participated in Sino-US .NET traini...
redfox123 Embedded System
White LED Power Supply Design Technology
[color=Red]Oliver Nachbaur, a portable power system engineer at Texas Instruments, shares with you white LED power supply design technology and teaches you a new power supply design solution. Let's le...
德州仪器 Analogue and Mixed Signal
6ull test
IMX6ULL means each BANK has 32 pins, io port number = (((bank) - 1) * 32 + (nr))GPIO1_IO03 represents the third gpio port in the first gpio group, wherethe io port number of each group of 32 gpio port...
明远智睿Lan Industrial Control Electronics
[GD32F350 Learning Notes] Colibri-F350RB development board clock problem and Delay() function configuration
[i=s] This post was last edited by justd0 on 2018-9-20 03:09 [/i] [align=left][align=left][md]After getting the development board, I downloaded the [url=https://download.eeworld.com.cn/download/EEWORL...
justd0 GD32 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1404  70  2323  728  884  29  2  47  15  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号