D-SUB-205AE25YAZBB102 datasheet, PDF

D-SUB-205AE25YAZBB102: DescriptionD Type Connector, 25 Contact(s), Female, 0.109 inch Pitch, Solder Terminal, #4-40, Plug; CategoryThe connector The connector; File Size124KB，1 Pages; ManufacturerPalPilot; Environmental Compliance

Download Datasheet Parametric View All

D-SUB-205AE25YAZBB102 Overview

D Type Connector, 25 Contact(s), Female, 0.109 inch Pitch, Solder Terminal, #4-40, Plug

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	ROHS COMPLIANT,HEX-SCREWS
body width	0.492 inch
subject depth	0.492 inch
body length	2.091 inch
Body/casing type	PLUG
Contact to complete cooperation	GOLD (5) OVER NICKEL (50)
Contact completed and terminated	Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	FEMALE
Contact material	COPPER ALLOY
contact mode	STAGGERED
Contact resistance	15 mΩ
Contact style	RND PIN-SKT
Dielectric withstand voltage	1000VAC V
Insulation resistance	3000000000 Ω
Insulator color	BLUE
insulator material	POLYBUTYLENE TEREPHTHALATE
JESD-609 code	e3
Manufacturer's serial number	205
Plug contact pitch	0.109 inch
Match contact row spacing	0.112 inch
Installation option 1	#4-40
Installation option 2	RIVET
Installation method	RIGHT ANGLE
Installation type	BOARD
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	105 °C
Minimum operating temperature	-55 °C
PCB contact pattern	STAGGERED
PCB contact row spacing	2.8448 mm
Plating thickness	5u inch
Rated current (signal)	3 A
Guideline	UL
reliability	COMMERCIAL
Shell surface	ZINC
Shell material	STEEL
Terminal length	0.125 inch
Terminal pitch	2.7686 mm
Termination type	SOLDER
Total number of contacts	25

I am planning to learn FPGA recently. Can you recommend some books?: I am planning to learn FPGA recently. Can you recommend some beginner materials? Thank you very much! Also, I plan to use FPGA for image processing in the end. Can you recommend some similar books? Th...; hj_zhang FPGA/CPLD

EEWORLD University Hall ---- Introduction to WEBENCH design export tool: Introduction to WEBENCH design export tool : https://training.eeworld.com.cn/course/158...; zhangjianee Power technology

PIC16LF1823 - timer2_pwm configuration: [i=s]This post was last edited by Tobey on 2017-4-23 21:48[/i] [b][color=#5E7384]This content was originally created by EEWORLD forum user [size=3]Tobey[/size]. If you need to reprint or use it for co...; Tobey Microchip MCU

Solution to the problem that Jlink cannot be simulated! Jlink firmware flashing: [backcolor=white] As shown in the figure, if the prompt above appears when using MDK to simulate or download the program, it means that your Jlink firmware has not been updated to the latest version, ...; qinkaiabc Microcontroller MCU

Explanation and correction of MSP430 MCU __delay_cycles precise delay: [i=s] This post was last edited by fish001 on 2018-7-7 21:26 [/i] Here, I will discuss the issue of using __delay_cycles delay for MSP430 microcontroller. IAR for MSP430 compiler provides a compiler-i...; fish001 Microcontroller MCU

Shanghai Bell recruits embedded software engineers: 有意者请发邮件到yaodong.wu@alcatel-sbell.com.cn，非Vxworks也可Job Title Vxworks SW Engineer/ Senior Vxworks SW Engineer Organization/Department* TSD Location* Shang HaiJob PurposeTo participate in the production ...; thinkz Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components