3KH55/9JNK5 datasheet, PDF - EEWORLD Datasheet

3KH55/9JNK5: DescriptionCard Edge Connector, 110 Contact(s), 2 Row(s), Straight, 0.1 inch Pitch, Solder Terminal, Hole .125-.137, Black Insulator, Receptacle; CategoryThe connector The connector; File Size535KB，5 Pages; ManufacturerWPI Viking Electronics Inc.

Download Datasheet Parametric View All

3KH55/9JNK5 Overview

Card Edge Connector, 110 Contact(s), 2 Row(s), Straight, 0.1 inch Pitch, Solder Terminal, Hole .125-.137, Black Insulator, Receptacle

Parameter Name	Attribute value
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	NONE
Board mount options	MOUNTING FLANGE
body width	0.37 inch
subject depth	0.61 inch
body length	6.335 inch
Body/casing type	RECEPTACLE
Connector type	CARD EDGE CONNECTOR
Contact to complete cooperation	AU ON NI
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact resistance	10 mΩ
Contact style	BELLOWED TYPE
Dielectric withstand voltage	650VAC V
maximum insertion force	2.78 N
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	GLASS FILLED PHENOLIC
MIL compliance	YES
Manufacturer's serial number	JNK
Plug contact pitch	0.1 inch
Installation option 1	HOLE .125-.137
Installation option 2	OFFSET
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	5.08 mm
Plating thickness	10u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	MIL-C-21097
Terminal length	0.2 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	110
Evacuation force-minimum value	.278 N

Can Gigabit Ethernet be implemented in the XC5VLX50 chip of XILINX V5?: In this series of chips, there is no built-in MAC, no ROCKET IO, etc. Can we use external integrated MAC+PHY chips and V5 chip IO pins to achieve Gigabit Ethernet? In short, can this chip achieve Giga...; eeleader FPGA/CPLD

Is my chip broken?: Why is the USART DR register always zero when I send data? {:1_122:}...; 大家都是好朋友 stm32/stm8

Different types of pin headers: Could you please tell me what the naming convention is for pin headers? Common 2.54mm pitch HDR, what does HDR mean? The 1.27 seems to be MHDR, the 5.08 seems to be HDRX, what is the 2.0mm one?...; sfcsdc PCB Design

How to implement convolution operation using DPS assembly language?: Same as above~~ Emergency help...; hjs1987 DSP and ARM Processors

2013 Electronic Competition National Award Review--Retest List--Topic E: [i=s]This post was last edited by paulhyde on 2014-9-15 03:06[/i] [size=6][color=#ff00ff]2013 National Electronic Competition Award Review - Retest List - Question E[/color][/size][[i]This post was la...; lmx Electronics Design Contest

Question about ADCSequenceStepConfigure function in ADC: ADCSequenceStepConfigure(uint32_t ui32Base, uint32_t ui32SequenceNum,uint32_t ui32Step, uint32_t ui32Config) The 3rd and 4th parameters of this function are not very clear. There are 4 sample sequence...; ZhengLang Microcontroller MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components