3VN18/1JND3(095) datasheet, PDF

3VN18/1JND3(095): DescriptionCard Edge Connector, 36 Contact(s), 2 Row(s), Right Angle, 0.1 inch Pitch, Wire Wrap Terminal, #4-40, Green Insulator, Receptacle,; CategoryThe connector The connector; File Size535KB，5 Pages; ManufacturerWPI Viking Electronics Inc.

Download Datasheet Parametric View All

3VN18/1JND3(095) Overview

Card Edge Connector, 36 Contact(s), 2 Row(s), Right Angle, 0.1 inch Pitch, Wire Wrap Terminal, #4-40, Green Insulator, Receptacle,

Parameter Name	Attribute value
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	NONE
Board mount options	MOUNTING FLANGE
body width	0.37 inch
subject depth	0.76 inch
body length	2.635 inch
Body/casing type	RECEPTACLE
Connector type	CARD EDGE CONNECTOR
Contact to complete cooperation	AU ON NI
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact resistance	10 mΩ
Contact style	BELLOWED TYPE
Dielectric withstand voltage	650VAC V
maximum insertion force	2.78 N
Insulation resistance	5000000000 Ω
Insulator color	GREEN
insulator material	DIALLYL PHTHALATE
MIL compliance	YES
Manufacturer's serial number	JND
Plug contact pitch	0.1 inch
Installation option 1	#4-40
Installation option 2	OFFSET
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	3.81 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	MIL-C-21097
Terminal length	0.14 inch
Terminal pitch	2.54 mm
Termination type	WIRE WRAP
Total number of contacts	36
Evacuation force-minimum value	.278 N

Internal Hardware Resources of PIC Microcontroller 16F84 (VI): PIC Microcontroller16F84 's Internal Hardware Resources (VI)...; rain Microchip MCU

What is the timing constraint of FPGA IO port?: [url=http://www.chinaaet.com/article/3000057607]Original address[/url]1. Parameter definition: (1) Tdin is the delay from the FPGA's IO port to the FPGA's internal register input terminal; (2) Tclk is...; 白丁 FPGA/CPLD

Embedded driver development: I used to work in Java, but now I want to switch to embedded systems. I don't know how Huaqing Yuanjian's training is. Can anyone with experience help me and give me some reference advice?...; xwj521 Embedded System

Error 0x800700c1 occurs, please help: The CppSQLite3U package used for the sqlite database was fine before importing CppSQLite3U.h and .cpp, but after importing, fatal error LNK1112 appeared: module machine type "THUMB" conflicts with tar...; jqq850226 Embedded System

33 graduation projects - MCU: 33 graduation projects - MCU 33 graduation projects - MCU 33 graduation projects - MCU[[i]This post was last edited by tdgtan555 on 2011-12-17 11:07[/i]]...; tdgtan555 51mcu

【CN0082】Using the ADL5331 RFVGA and AD8319 Logarithmic Detector to Generate a Constant Envelope Signal: Circuit Function and Advantages Whether it is wired or wireless communication, the overall performance of the transmitter is closely related to the output power of the amplifier. If the signal is weak...; EEWORLD社区 ADI Reference Circuit

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components