EEWORLDEEWORLDEEWORLD

Part Number

Search

BRP2-S-39-S-4-G1

Description
Board Connector, 39 Contact(s), 1 Row(s), Male, Straight, 0.1 inch Pitch, Wire Wrap Terminal, Black Insulator, Receptacle,
CategoryThe connector    The connector   
File Size153KB,2 Pages
ManufacturerWPI Garry Electronics
Download Datasheet Parametric View All

BRP2-S-39-S-4-G1 Overview

Board Connector, 39 Contact(s), 1 Row(s), Male, Straight, 0.1 inch Pitch, Wire Wrap Terminal, Black Insulator, Receptacle,

BRP2-S-39-S-4-G1 Parametric

Parameter NameAttribute value
Reach Compliance Codeunknown
ECCN codeEAR99
body width0.113 inch
body length3.899 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationAU ON NI
Contact completed and terminatedGOLD
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Insulator colorBLACK
insulator materialGLASS FILLED THERMOPLASTIC
Manufacturer's serial numberBRP2
Plug contact pitch0.1 inch
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number1
Number of rows loaded1
PCB contact patternRECTANGULAR
GuidelineUL
reliabilityCOMMERCIAL
Terminal length0.425 inch
Terminal pitch2.54 mm
Termination typeWIRE WRAP
Total number of contacts39
stc microcontroller information
If you need any information, please contact me...
guolear MCU
Replacing the Camera Battery
This is an early entry-level Nikon SLR, which is now obsolete, and even the battery is out of print. Although it is an old camera with only 6 million pixels, the picture quality is still very good. Al...
王达业 Making friends through disassembly
Difference between sysPhysMemDesc[] and sysStaticTlbDesc[] in BSP
When booting, the sysPhysMemDesc[] array is used to map virtual memory to physical memory. So why is it necessary to map the Effective address of sysStaticTlbDesc[] to the Real address? ?...
chinatonglian Embedded System
Do you know the eight important knowledge points of FPGA design?
1. Balance and exchange between area and speed The area here refers to the amount of logic resources consumed by a design in the FPGA/CPLD . For FPGA, it can be measured by the consumed FF (flip-flop)...
xyd18025265652 FPGA/CPLD
(Beautiful large picture) Participate in TI's early August seminar and receive a C2000 development board
Participate in TI's seminar in early August and receive a C2000 development board. Event details: https://bbs.eeworld.com.cn/thread-111179-1-1.htmlThe board first arrived at my friend's place and is n...
EEWORLD社区 MCU
Find a job!
Six years of WinCE development experience, all based on arm architecture. Two years of network development and socket programming under winCE, two years of WinCE mobile phone development, ril part, tw...
zyc002002 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1487  823  1928  1090  1956  30  17  39  22  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号