A00206 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > A00206

Preview

A00206: DescriptionElectronic Speed Switch; File Size178KB，2 Pages; ManufacturerETC2

Download Datasheet Compare View All

A00206 Overview

Electronic Speed Switch

Preview

Download Datasheet

View All

ELECTRONICS

Electronic Speed Switch

Model ESS MkII

Application

The Bramco Electronic Speed Switch, ESS MkII,

has been designed to detect slip on a conveyor

drive head without the use of override timers.

Ordering Information

A00596

A00206

A00237

E70174

ESS MkII Module and Base

ESS MkII Remote Screen

ESH Electronic Sensing Head

I.S Dual Channel Barrier

The Bramco ESS MkII Offers

BRAMCO ELECTRONICS Product Sheet

■

Single or twin pulse head operation

Brake and high speed

Up to speed relay output

Remote indication facilities (plug in)

Plug in module

Unit test facilities for single head mode

Digital electronics to provide an accurate,

reliable relay

Simple to set up and maintain

Faulty pulse head indication for each generator

Facility to check/set up each pulse generator

circuit output

Continuous display of slip readings for both over

and under speed operation

Remote indication panel available in PVC

enclosure (optional)

Run enable input closes CR relay if no latch fault

Brake relay switching function

Low speed relay and high speed relay for

various functions including sequencing

Latching relay provides electrical local or remote

reset

Remote resetting is easily provided for

Approvals/Conformance's

N.S.W Mines MDA Exib 11299

Bramco Contacts

Head Office

Bramco Electronics Pty Ltd

ABN 49 327 604 798

45-47 Orlando Road

PO Box 15

LAMBTON NSW 2299

AUSTRALIA

Telephone 61 2 4952 5366

Facsimile 61 2 4952 4600

Email sales@bramco.com.au

www.bramco.com.au

Distributor Locations Australia:

■

Newcastle NSW

■

Wollongong NSW

■

Cairns QLD

■

Brisbane QLD

■

Perth WA

■

Emerald QLD

South Africa:

■

Heidelberg - Emis Sales

■

Delmas - Bramco South Africa

USA:

■

Bland, VA

Specifications

Supply

■

110v 50/60Hz (standard)

■

110/240vAC

Material/Housing

■

Powder coated steel

Voltage tolerance

■

-30% to +20%

Output contacts

■

5A @ 240vAC lowspeed, highspeed, CR

BRAMCO

ELECTRONICS

ABN 49 327 604 798

PO Box 15

LAMBTON NSW 2299

www.bramco.com.au

Specifications subject to change without notice March 2008

A00206 Related Products

	A00206	E70174	A00237	A00596
Description	Electronic Speed Switch	Electronic Speed Switch	Electronic Speed Switch	Electronic Speed Switch

Recommended Resources

Series voltage regulator circuit diagram of voltage amplifier

Fast overvoltage protector circuit diagram

Several zero-crossing control switching circuits-c

Window comparator circuit diagram using RX5VT

Simple high frequency power meter circuit

Computer motherboard circuit diagram 810 2_10

8051 datasheet component information download: The search results show that there are 563 datasheets containing 8051...; 1234 51mcu

EEWORLD University - Object Detection and Recognition Using Neural Networks: Object Detection and Recognition Using Neural Networks : https://training.eeworld.com.cn/course/2044Object Detection and Recognition Using Neural Networks...; chenyy FPGA/CPLD

ARM7 dynamic memory allocation problem: I use the LPC2138 chip and the development software is ADS. The program is as follows: int main(void) { uint8 flag = 0; sys = (SYS_TYPE *) malloc(sizeof(SYS_TYPE)); //Allocate dynamic memory space if(...; tyutlx ARM Technology

Cadence about flash pads: I am learning Cadence software recently. When I was learning to draw DIP package, I saw that I needed to draw the flash pad. I don’t quite understand it. I would like to ask a few naive questions and ...; feng134335 PCB Design

Why does the length of the waveform displayed by the logic analyzer become longer?: [color=#000][font=微软雅黑,]How can the length of the waveform displayed by the logic analyzer become longer? Is this related to the sampling depth? It cannot be greater than the sampling depth? [/font][/...; 通通 FPGA/CPLD

Makefile sister term verilog: When using systermverilog for simulation, how to write vcs instructions in Makefile?...; xianw FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components