D-SUB-103A-15YSNBBA2 datasheet, PDF

D-SUB-103A-15YSNBBA2: DescriptionD Type Connector, 15 Contact(s), Female, 0.09 inch Pitch, Solder Terminal, #4-40, Plug; CategoryThe connector The connector; File Size108KB，1 Pages; ManufacturerPalPilot

Download Datasheet Parametric View All

D-SUB-103A-15YSNBBA2 Overview

D Type Connector, 15 Contact(s), Female, 0.09 inch Pitch, Solder Terminal, #4-40, Plug

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	ROHS COMPLIANT
body width	0.492 inch
subject depth	0.642 inch
body length	1.213 inch
Body/casing type	PLUG
Contact to complete cooperation	NOT SPECIFIED
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	FEMALE
Contact material	NOT SPECIFIED
contact mode	STAGGERED
Contact resistance	15 mΩ
Contact style	RND PIN-SKT
Dielectric withstand voltage	1000VAC V
Insulation resistance	3000000000 Ω
Insulator color	BLUE
insulator material	THERMOPLASTIC
JESD-609 code	e0
Manufacturer's serial number	103
Plug contact pitch	0.09 inch
Match contact row spacing	0.078 inch
Installation option 1	#4-40
Installation option 2	RIVET
Installation method	RIGHT ANGLE
Installation type	BOARD
PCB row number	3
Number of rows loaded	3
Maximum operating temperature	105 °C
Minimum operating temperature	-55 °C
PCB contact pattern	STAGGERED
PCB contact row spacing	4.191 mm
Plating thickness	FLASH inch
Rated current (signal)	3 A
Guideline	UL
reliability	COMMERCIAL
Shell surface	NICKEL
Shell material	STEEL
Terminal length	0.13 inch
Terminal pitch	2.286 mm
Termination type	SOLDER
Total number of contacts	15

[Perf-V Evaluation] Program Construction and CoreMark Porting on E203 SOC: In the previous post, I used GCC to compile a piece of code to operate the GPIO of the E203 SOC, and then used the openocd debugging tool to write the binary directly into the ITCM memory of the E203,...; cruelfox FPGA/CPLD

Protel DXP 2004 Practical Tutorial CD Version: Protel DXP 2004 Practical Tutorial CD Version...; 最好的从该花 PCB Design

How to add TFTP to Ltib? Thank you: I am using the 8315E development board. When using LTIB to compile, I always use the default method without changing the configuration items. After compiling, I download the generated kernel to the de...; jutlmh NXP MCU

OVP Circuit Design in TPS92692-Q1 Buck-Boost Circuit: [i=s]This post was last edited by qwqwqw2088 on 2020-7-31 08:21[/i]Since it can be designed into various topologies such as Boost, Buck-Boost, SEPIC, etc., it has been widely used in automotive LED li...; qwqwqw2088 Analogue and Mixed Signal

Post a summary of the general Makefile: This makefile only needs to modify the compiler and target name, as well as the source file, header file, and .o storage directoryYou can use it directly, and you don’t need to modify the makefile to ...; wuquan-1230 Linux and Android

TI Live: Detailed introduction to "Bidirectional CLLLC Resonant, Dual Active Bridge (DAB) Reference Design": The CLLLC resonant DAB with bidirectional power flow and soft switching characteristics is an ideal candidate for hybrid electric vehicle/electric vehicle (HEV/EV) onboard charger and energy storage a...; EEWORLD社区 TI Technology Forum

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components