EEWORLDEEWORLDEEWORLD

Part Number

Search

54112-113-28-1800

Description
Board Connector, 28 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,
CategoryThe connector    The connector   
File Size67KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

54112-113-28-1800 Overview

Board Connector, 28 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,

54112-113-28-1800 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Reach Compliance Codecompliant
ECCN codeEAR99
body width0.19 inch
subject depth0.709 inch
body length1.4 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationAU ON NI
Contact completed and terminatedTin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialTHERMOPLASTIC
JESD-609 codee0
Manufacturer's serial number54112
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
PCB contact row spacing2.54 mm
Plating thickness30u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Terminal length0.095 inch
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts28
PDM: Rev:G
STATUS:
Released
Printed: Feb 20, 2009
.
SIGe HBT and the development of high-speed circuits
The DC and AC characteristics, noise characteristics, structure, manufacturing process, process related parasitic effects, SIGe HBT on SOI substrate, and its applications in high-speed circuits, inclu...
JasonYoo Analog electronics
State Problems of State Machines in RISC CPU Design
When designing a CPU using FPGA, the current state of the state machine consists of 8 clock cycles. Each clock cycle must complete a fixed operation. The second clock and the sixth clock are no operat...
化羽成龙 FPGA/CPLD
A problem occurred when Cadence called the component
After placing a MOS tube in Cadence schematic editing, this error occurs. What is the reason? The library has been built....
eeleader FPGA/CPLD
Help: About the CAN bus of Freescale MC9S12XEP100
[color=#252525][size=14px]I need help, Freescale MC9S12XEP100 has two CAN bus interfaces. Are these two interfaces one input and one output? Or one high speed and one low speed? Or are they defined by...
焱阳高照 MCU
UCOS enters HardFault_Handler due to stack problem
Using UCOS, it is found that the newly created task enters HardFault_Handler after running. It is very likely that the allocated stack is too small (simply put, the memory allocated to the task is too...
weizhongc stm32/stm8
2012 Competition Award-winning Papers, Source Code, PCB (Part 3)
This post collects some winning works of the 2012 competition, all of which can be downloaded directly without points. [/size] [size=4] [/size] [size=4][list] [*][url=https://download.eeworld.com.cn/s...
sigma Energy Infrastructure?

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 516  33  1473  315  1055  11  1  30  7  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号