54122-110-25-1650R datasheet, PDF

54122-110-25-1650R: DescriptionBoard Connector, 50 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle; CategoryThe connector The connector; File Size107KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54122-110-25-1650R Overview

Board Connector, 50 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	306012307
Reach Compliance Code	compliant
Country Of Origin	France
ECCN code	EAR99
YTEOL	9.4
body width	0.19 inch
subject depth	0.65 inch
body length	2.5 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	POLYETHYLENE
JESD-609 code	e0
Manufacturer's serial number	54122
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER KINKED LEADS
Total number of contacts	50

PDM: Rev:K

STATUS:

Released

Printed: Mar 10, 2011

[Low Power] Low-Power Routing Algorithm for Programmable Logic Arrays to Reduce Glitches: With the increasing popularity of field programmable gate array (FPGA) applications and the emergence of portable and wireless devices, the speed, single chip capacity, cost and reliability of FPGAs i...; cillyfly FPGA/CPLD

FPGA giant Xilinx adjusts strategy to expand market: With Altera launching FPGAs with 65nm process, the world's two largest FPGA giants have started a new round of competition at the 65nm node. However, recently, Zheng Xinnan, marketing director of Xili...; frozenviolet Automotive Electronics

Array definition in SRAM: How do I define an array in an external SRAM? Can you please give me a simple program code for the definition? Thank you...; 小喇叭 Microcontroller MCU

FileMapping is abnormal after reading a file with size <= 4096!: Steps: 1) FileMapping reads file 1 with size4096 3) FileMapping reads another file 3, the content in the address returned by MapViewOfFile() is file 2. I wonder if it is a problem at the driver layer?...; xxc555 Embedded System

How to learn the Zigbee development protocol stack: I would like to ask an expert for advice 1) To what extent do I need to master the Zigbee protocol stack? 2) There is a GenericAPP application example in z-stack2007. I don't quite understand the bind...; xuesummer RF/Wirelessly

I will help you translate DATASHEET! FREE: To serve those who love electronics but hate English , please send your DATASHEET to my email: ninglilujun@163.com...; 236842518 Power technology

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components