Product Data Sheet
FX-102
Frequency Translator
Output frequencies up to 155.52 MHz
Low Jitter PECL Output
Locked to specified Input frequency, e.g. 8 kHz
Single 5.0 Vdc or 3.3 Vdc supply
Lock / Loss of Signal Alarm
1" x 0.8" x 0.2", Surface Mount (FR4 base)
SONET / SDH / ATM / DSL-PON interconnects
8 kHz/16.384 MHz/19.44 MHz to 155.52 MHz
FX-102
Lock Detect
VCXO Monitor
Disable
Input
Frequency
Frequency
Divider
Phase Freq
Detector
Loop Filter
PECL
VCXO
Q
Q
Frequency
Divider
Frequency
Select
Microprocessor
Vectron's FX-102 is a crystal based frequency translator which is used to translate any input
frequency such as 8 kHz, 1.544 MHz, 2.048 MHz, 19.440 MHz etc. to any specific frequency from
77.76 to 155.52 MHz. The input frequency does not have to be a 50/50% duty cycle and as an
example can be an 8 kHz signal with a logic high "on time" of only 1us, such as a BITS clock. The
FX-102 also has the ability to translate up to any of 4 different input frequencies to one common
output frequency, such as input frequencies of 8 kHz and 1.544 MHz and 19.44 MHz and any
other frequency between 333 Hz and 155.52 MHz translating them to any specific output
frequency from 77.76 MHz to 155.52 MHz.
The "Input Frequency tracking capability" is the total amount of input frequency deviation in which
the FX-102 is guaranteed to track or translate. As an example, a typical input clock would be
8 kHz ± 20 ppm. The FX-102 is guaranteed to track at least ±40 ppm of error over temperature/
aging/ power supply and is more than twice what most applications require. The PLL control
voltage is brought out through a 470K ohm resistor. This would allow for the use of external
circuitry (analog comparators or an A/D converter plus a processor) to detect when the control
voltage is getting close to the limits of the pull range.
Supply Voltage,
Supply Current
Input Signal,
C
= 5 Vdc
D
= 3.3 Vdc
A
= HCMOS
D
= PECL
V
DD
V
DD
I
DD
CLKIN
CLKIN
---
V
OH
V
OL
V
OH
V
OL
t
R
/t
F
Sym
4.75
3.15
5.00
3.30
45
HCMOS
PECL
5.25
3.45
70
Vdc
Vdc
mA
---
---
OUTPUT,
F
= Comp PECL
V
OH
(
Temp Range
C
= 0º to +70º
C
C)
V
OL
V
OH
V
OL
(
Temp Range
C
= 0º to +70º
C
C)
(
Temp Range
F
= -40º to +85º
C
C)
(
Temp Range
F
= -40º to +85º
C
C)
---
V
DD
-1.025
V
DD
-1.810
V
DD
-1.085
V
DD
-1.830
PECL
---
V
DD
-0.880
V
DD
-1.620
V
DD
-0.880
V
DD
-1.555
---
V
V
V
V
ns
%
ps
ps
us
ppm
Rise / Fall Time
Output Symmetry
Jitter Generation, rms
(12 kHz to 20 MHz)
Jitter Generation, rms
(cycle to cycle method)
Min Pulse Width @ 8 kHz
Input Frequency Tracking Capability
(Can translate a Stratum 1,2,3,3E,4
or SONET Min source)
Operating Temperature
Size
0.5
45
<0.5
3
1
1
55
1
APR
+/-40
Temp Range
C
=
0º to +70º
C
C
Temp Range
F
= -40º to +85º
C
C
See page 3 for outline Drawings and Dimensions
mm
(in)
6.35
(0.25)
17.78
(0.70)
2.54
(0.10)
1.01
(0.040)
3.81
(0.15)
1.73
(0.068)
1.73
(0.068)
20.32
(0.80)
25.4
(1.00)
1
2
3
CLKIN
GND
LD
(Output)
Logic "1" indicates a locked condition and requires a couple hundred pF capacitor to ground to
operate correctly.
Logic "0" indicates that no input signal is detected and can be used as a loss-of-signal alarm.
Toggles when not locked.
Under locked conditions, should be >0.3V and <3.0 V for the 3.3 volt option or >0.5V and <4.5V
for the 5 volt option. Input frequency may be out of range if voltage exceeds these limits.
Input Frequency
Ground
Lock Detect
4
5
6
7
8
Monitor
(Output)
NC
NC
GND
Disable
(Input)
OUT
COUT
NC
Select A
Select B
NC
GND
V
DD
PLL/ VCXO control voltage
No Connection
No Connection
Ground
Disables Output
Logic "1" = Output disabled
Logic "0" (or no connect) = Output enabled
9
10
11
12
13
14
15
16
VCXO Output (PECL)
Complementary VCXO Output (PECL)
No Connection
Do not Exceed Vdd
(NC for one input frequency)
Do not Exceed Vdd
(NC for one or two input frequencies)
No Connection
Ground
Power Supply Voltage (5 Vdc or 3.3 Vdc)
mm
(in)
2.54
(0.10)
1.91
(0.075)
3.04
(0.12)
19.05
(0.75)
9.53
(0.375)
8.89
(0.35)
17.78
(0.70)
Temperature ( º
C)
pre-heating
60 to 90 sec.
@ 140º to 160º
C
C
reflow
40 to 60 sec.
@ >183º
C
NOTE:
This FX-102 should not be subjected to a wash process that will immerse it in solvents.
NO CLEAN is the recommended procedure.
V
DD
f1
f2
f3
f4
8 kHz
1.544 MHz
2.048 MHz
19.44 MHz
*
74LS151
Multiplexer
(MUX)
(16)
*
(3)
(4)
(8)
Q
(10)
Q
(9)
*
(Fin)
(1)
Input
Frequency
FX-102
Lock Detect
VCXO Monitor
Disable
Frequency
Divider
Phase Freq
Detector
Loop Filter
PECL
VCXO
B
Frequency
Select
Microprocessor
Frequency
Divider
155.52 MHz
(Fout)
A (12/13)
Input
Freq.
f1
f2
f3
f4
Select
A B
0 0
0 1
1 0
1 1
(2,7,15)
=
=
=
=
A B
bypass capacitors; 10 uF, ferrite bead, 0.1 uF and a 100pF
capacitor would be typical.
*Note:
VI highly recommends either a linear regulator or
All components outside the dotted line box are user supplied components and/or connections. This is just one possible
configuration of the FX-102. For additional information about your specific needs please contact our Factory.
FAQ
s
Q: What are the different input frequencies Available?
A: The FX-102 is able to handle any input frequency between 333 Hz and 155.52 MHz.
(A list of standard frequencies is available on page 7.)
Q: How many different input frequencies can a specific FX-102 accept?
A: Each FX-102 can be programmed to accept up to 4 different frequencies.
Q: If there is only one input pin, how can your unit accept 4 different frequencies?
A: The customer is required to supply a multiplexer which would switch between the
different input frequencies. The multiplexersselect pins would need to be sync to
d
the select pins of the FX-102. (The drawing above illustrates this configuration.)
京公网安备 11010802033920号
EEWORLD
