EEWORLDEEWORLDEEWORLD

Part Number

Search

FD1220022

Description
CMOS Output Clock Oscillator, 12.2MHz Nom, SMD, 4 PIN
CategoryPassive components    oscillator   
File Size255KB,3 Pages
ManufacturerDiodes Incorporated
Environmental Compliance
Download Datasheet Parametric View All

FD1220022 Online Shopping

Suppliers Part Number Price MOQ In stock  
FD1220022 - - View Buy Now

FD1220022 Overview

CMOS Output Clock Oscillator, 12.2MHz Nom, SMD, 4 PIN

FD1220022 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Reach Compliance Codecompliant
Factory Lead Time15 weeks
Other featuresSTANDBY; ENABLE/DISABLE FUNCTION; TR
maximum descent time7 ns
Frequency Adjustment - MechanicalNO
Installation featuresSURFACE MOUNT
Nominal operating frequency12.2 MHz
Oscillator typeCMOS
Output load15 pF
physical size5.0mm x 3.2mm x 1.3mm
longest rise time7 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
FD Series Crystal Clock Oscillator (XO)
Legacy S1633 Series
5.0 x 3.2mm
3.3V CMOS Low Jitter
XO
Package:
FD
Recommended Land Pattern:
5.0 x3.2mm Ceramic SMD
Product Features
• 1 to 133MHz Frequency Range
• <1 ps RMS jitter with fundamental or
overtone design
• Low power standby mode
• Pb-free and RoHS/Green compliant
Pin Functions:
Pin
Function
1
2
3
4
OE Function
Ground
Clock Output
V
DD
Product Description
The FD Series 3.3V crystal clock oscillator
achieves superb jitter and stability over a broad
range of operating conditions and frequencies.
The output clock signal, generated internally
with a non-PLL oscillator design, is compatible
with LVCMOS/LVTTL logic levels. The device,
available on tape and reel, is contained in a
5.0 x 3.2mm surface-mount ceramic package.
Part Ordering Information:
FD XXX YYYY
Applications
The FD Series is ideal for compact, high-
density applications requiring low jitter or tight
stability, including:
• Ethernet
• EPON
• Fibre Channel
• Serial Attached SCSI (SAS)
• Server & Storage platforms
• SONET/SDH linecards
• T1/E1, T3/E3 linecards
• DSLAM
• 802.11a/b/g WiFi
SaRonix-eCera™ is a Pericom® Semiconductor company
SaRonix
Product Series
Frequency Stability
A = ±25 ppm (-20 to +70 °C)
B = ±50 ppm (-2 to +70 °C)
E = ±50 ppm (-40 to +85°C)
A: Product Family
B: XXX = Frequency Code
C: YYYY = Specification Code
Following the above format, Saronix-eCera part numbers will be assigned upon
confirmation of exact customer requirements.
Legacy Ordering Information - For Reference Only:
S 1633 B - 125.000 (T)
Packaging
(T) = Tape & Reel
full reel increments
Blank = Bulk packaged
Output Frequency
(MHz)
US: 1-408-435-0800 TW: 886-3-4518888
www.saronix-ecera.com
All specifications are subject to change without notice.
FD 3.3V REV2008_DEC04_01.2
1
RC charging calculation method
==S 投票==E 投票 S 文章(这部分加style只是为了看效果,基本上表现都受编辑器设置控制)RC charging calculation method Reprinted from: http://hi.baidu.com/cumtsun/blog/item/b8ee5f16561cae4e20a4e93c.htmlExample 1 : As shown in the figure, ...
安_然 Analog electronics
Relay drive problem. . Solution
Whether it is high or low, the relay will work. When it is high, the voltage difference between the 3rd and 4th pins of the optocoupler is 10V, and the relay is 24V. Shouldn't it be 0 when it is high?...
浅夏 Analog electronics
WinCE Bluetooth problem solved thanks
Hello everyone, I have a few questions to ask you. I am studying the Bluetooth device of embedded system recently. The CPU used is s3c2443, and the OS is WinCE Platform Builder 5.0. I want to build a ...
hongfs Embedded System
How to put constant array in code segment in ARM?
Now I have a large constant array const int testdata[1000]. In order to save memory, I want to put it in the code segment. How do I declare it? In the past, in the microcontroller, the bytes were simp...
dzzl ARM Technology
HPS-to-FPGA access to FPGA I/O
The problem of HPS accessing the i/o port of FPGA through the HPS-to-FPGA bridge. It is not a lightweight bridge. Has anyone done it before? I have been working on it for two days, but it doesn't work...
Makefile FPGA/CPLD
The FPGA pin corresponding to the common IO signal on the PCB is the global clock
Dear heroes, the clock of the crystal oscillator is main_clk. After dividing the clock, we get the AD clock AD_clk. However, in the actual circuit diagram, I connected AD_clk to the pin corresponding ...
sunnian1234 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2023  1124  2539  1123  903  41  23  52  19  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号