3VN22/2CND5 datasheet, PDF - EEWORLD Datasheet

3VN22/2CND5: DescriptionEDGE CONNECTOR,PCB MNT,RECEPT,44 CONTACTS,0.125 PITCH,WRAP POST TERMINAL,HOLE .125-.137; CategoryThe connector The connector; File Size518KB，5 Pages; ManufacturerCooper Industries

Download Datasheet Parametric View All

3VN22/2CND5 Overview

EDGE CONNECTOR,PCB MNT,RECEPT,44 CONTACTS,0.125 PITCH,WRAP POST TERMINAL,HOLE .125-.137

Parameter Name	Attribute value
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	NONE
Board mount options	MOUNTING FLANGE
body width	0.37 inch
subject depth	0.61 inch
body length	3.555 inch
Body/casing type	RECEPTACLE
Connector type	CARD EDGE CONNECTOR
Contact to complete cooperation	AU ON NI
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact resistance	10 mΩ
Contact style	BELLOWED TYPE
Dielectric withstand voltage	1500VAC V
maximum insertion force	2.78 N
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	GLASS FILLED POLYESTER
MIL compliance	YES
Manufacturer's serial number	CND
Plug contact pitch	0.125 inch
Installation option 1	HOLE .125-.137
Installation option 2	OFFSET
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	105 °C
Minimum operating temperature	-55 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	6.35 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	MIL-C-21097
Terminal length	0.57 inch
Terminal pitch	3.175 mm
Termination type	WIRE WRAP
Total number of contacts	44
Evacuation force-minimum value	.278 N

Upgrading the firmware of pyboardCN V2: This post will introduce in detail how to upgrade the firmware of pyboardCN V2. The MCU of pyboardCN V2 is STM32F405, and any method supported by STM32 can be used, so we can upgrade it through the fo...; dcexpert MicroPython Open Source section

How to resolve warning?: 1.Warning (10272): Verilog HDL Case Statement warning at usb.v(86): case item expression covers a value already covered by a previous case item2.Warning (10235): Verilog HDL Always Construct warning a...; eeleader FPGA/CPLD

Electronics help brain therapy explore new frontiers: [align=left][color=#000]In a lab at the University of Texas at Dallas, Dr. Robert Rennaker is at the forefront of technology and modern medicine with his work on brain rehabilitation called “directed ...; maylove TI Technology Forum

DSP serial port interrupt: I am a novice who has just started learning DSP. I am using the C6748 series DSP. I want to implement a function where I send command A from the serial port and then send command B at a fixed interval...; 骄傲西瓜 DSP and ARM Processors

The waveform is incorrect when the PWM signal duty cycle is 100%: Using 2B93's PWM for DC output, the experiment found that when the duty cycle is 100%, the DC voltage should theoretically be 3.3V, but in reality the DC output voltage is 0V, and the PWM waveform at ...; songhaifei Microcontroller MCU

Do macro definitions occupy memory?: Question: If we define: #define FLAG 0x01, does it occupy memory? How much memory does it occupy? Another thing is that 430 itself defines a BTI0. If we define: #define FLAG BIT0, is it better? Does i...; zmsxhy Microcontroller MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components