3VN40/2JV5 datasheet, PDF - EEWORLD Datasheet

3VN40/2JV5: DescriptionEDGE CONNECTOR,PCB MNT,RECEPT,80 CONTACTS,0.1 PITCH,WRAP POST TERMINAL,HOLE .125-.137; CategoryThe connector The connector; File Size236KB，4 Pages; ManufacturerCooper Industries

Download Datasheet Parametric View All

3VN40/2JV5 Overview

EDGE CONNECTOR,PCB MNT,RECEPT,80 CONTACTS,0.1 PITCH,WRAP POST TERMINAL,HOLE .125-.137

Parameter Name	Attribute value
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	NONE
body width	0.33 inch
subject depth	0.437 inch
body length	4.875 inch
Body/casing type	RECEPTACLE
Connector type	CARD EDGE CONNECTOR
Contact to complete cooperation	AU ON NI
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact resistance	10 mΩ
Contact style	BELLOWED TYPE
Dielectric withstand voltage	650VAC V
maximum insertion force	4.448 N
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	GLASS FILLED POLYESTER
MIL compliance	YES
Manufacturer's serial number	JV
Plug contact pitch	0.1 inch
Installation option 1	HOLE .125-.137
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	105 °C
Minimum operating temperature	-55 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	3.683 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	MIL-C-21097
Terminal length	0.317 inch
Terminal pitch	2.54 mm
Termination type	WIRE WRAP
Total number of contacts	80
Evacuation force-minimum value	.278 N

This Material Copyrighted By Its Respective Manufacturer

Application of MSP430F5xxx in the highway toll collection system (ETC): AbstractThis paper discusses the method of using MSP430F5xxx to implement real-time HDLC encoding and decoding in ETC system. MSP430F5xxx is the latest product series of TI's MSP430 family. It adopts ...; l4568527193 Microcontroller MCU

MCU Instructions (VII): Conditional branch instructions:Conditional transfer instructions refer to relative transfers when certain conditions are met.1. Determine whether the content of A is 0 and transfer instructionJZ rel ...; rain MCU

Isn't the stimulus file of Xilinx ISE Verilog language a testbench file?: I just learned about Xilinx FPGA. Now I am writing a simple thing and need to simulate it. But it is not as easy to generate testbench files as Altera. I am confused. 1) Why is there no Verilog testbe...; Kileo FPGA/CPLD

Startup Code: [size=6]Where can I find the startup code? Is this code written by myself or is it a file already written by ST? [/size]...; 胡豆豆的春天 stm32/stm8

From principle to design, it is very simple. LED circuit board design description: In the process of designing LED power supply, we usually put the physical design of PCB board in the last link. If the design method is not appropriate, PCB may radiate too much electromagnetic interf...; sppcb1 LED Zone

1. Initial exploration of SensorTile and BlueMS experience: [size=3]【一】SensorTile Introduction:[/size] [size=3] The SensorTile kit is a multifunctional and highly integrated development platform, which includes a system core board, a bracket expansion board, a...; hanyeguxingwo MEMS sensors

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components