PD46365362BF1-E33Y-EQ1 datasheet, PDF

Datasheet> All Categories > PD46365362BF1-E33Y-EQ1

Preview

PD46365362BF1-E33Y-EQ1: Description36M-BIT QDRTM II SRAM 2-WORD BURST OPERATION; File Size599KB，36 Pages; ManufacturerRenesas Electronics Corporation; Websitehttps://www.renesas.com/

Download Datasheet View All

PD46365362BF1-E33Y-EQ1 Overview

36M-BIT QDRTM II SRAM 2-WORD BURST OPERATION

Preview

Download Datasheet

View All

Datasheet

PD46365092B

PD46365182B

PD46365362B

36M-BIT QDR

II SRAM

2-WORD BURST OPERATION

Description

The

PD46365092B is a 4,194,304-word by 9-bit, the

PD46365182B is a 2,097,152-word by 18-bit and the

PD46365362B is a 1,048,576-word by 36-bit synchronous quad data rate static RAM fabricated with advanced CMOS

technology using full CMOS six-transistor memory cell.

The

PD46365092B,

PD46365182B and

PD46365362B integrate unique synchronous peripheral circuitry and a

burst counter. All input registers controlled by an input clock pair (K and K#) are latched on the positive edge of K and

K#.

These products are suitable for application which require synchronous operation, high speed, low voltage, high density

and wide bit configuration. These products are packaged in 165-pin PLASTIC BGA.

R10DS0089EJ0400

Rev.4.00

Nov 09, 2012

Features

•

1.8 ± 0.1 V power supply

•

165-pin PLASTIC BGA (13 x 15)

•

HSTL interface

•

PLL circuitry for wide output data valid window and future frequency scaling

•

Separate independent read and write data ports with concurrent transactions

•

100% bus utilization DDR READ and WRITE operation

•

Two-tick burst for low DDR transaction size

•

Two input clocks (K and K#) for precise DDR timing at clock rising edges only

•

Two output clocks (C and C#) for precise flight time and clock skew matching-clock

and data delivered together to receiving device

•

Internally self-timed write control

•

Clock-stop capability. Normal operation is restored in 20

s after clock is resumed.

•

User programmable impedance output (35 to 70

Ω)

•

Fast clock cycle time : 3.3 ns (300 MHz), 4.0 ns (250 MHz).

•

Simple control logic for easy depth expansion

•

JTAG 1149.1 compatible test access port

R10DS0089EJ0400 Rev.4.00

Nov 09, 2012

Page 1 of 35

Recommended Resources

TSV temperature measurement circuit diagram using constant current source

The production of "Walkman" power connector 02

Music corridor circuit-control circuit

Digital display stabilized power supply circuit

Making anemometer circuit using frequency-voltage converter

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components