D-SUB-205A-23FRZBB122 datasheet, PDF

D-SUB-205A-23FRZBB122: DescriptionD Type Connector, 23 Contact(s), Female, 0.109 inch Pitch, Solder Terminal, #4-40, Plug; CategoryThe connector The connector; File Size124KB，1 Pages; ManufacturerPalPilot

Download Datasheet Parametric View All

D-SUB-205A-23FRZBB122 Overview

D Type Connector, 23 Contact(s), Female, 0.109 inch Pitch, Solder Terminal, #4-40, Plug

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.492 inch
subject depth	0.492 inch
body length	1.98 inch
Body/casing type	PLUG
Contact to complete cooperation	NOT SPECIFIED
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	FEMALE
Contact material	NOT SPECIFIED
contact mode	STAGGERED
Contact resistance	15 mΩ
Contact style	RND PIN-SKT
Dielectric withstand voltage	1000VAC V
Insulation resistance	3000000000 Ω
Insulator color	BLUE
insulator material	POLYBUTYLENE TEREPHTHALATE
JESD-609 code	e0
Manufacturer's serial number	205
Plug contact pitch	0.109 inch
Match contact row spacing	0.112 inch
Installation option 1	#4-40
Installation option 2	RIVET
Installation method	RIGHT ANGLE
Installation type	BOARD
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	105 °C
Minimum operating temperature	-55 °C
PCB contact pattern	STAGGERED
PCB contact row spacing	2.8448 mm
Plating thickness	3u inch
Rated current (signal)	3 A
Guideline	UL
reliability	COMMERCIAL
Shell surface	ZINC
Shell material	STEEL
Terminal length	0.125 inch
Terminal pitch	2.7686 mm
Termination type	SOLDER
Total number of contacts	23

Smart gloves based on ST AMG SensorTile: Attached source code link: [url=https://github.com/0rig1n/ST-AMG-Sensortile-Development.git]https://github.com/0rig1n/ST-AMG-Sensortile-Development.git[/url][media=x,500,375]https://training.eeworld.c...; 奥利晶 MEMS sensors

Application of PLL clock in FPGA: Which of the CYCLONE II FPGA's PLL _outN and PLL_OUTP can be used as the output clock for direct use by external devices? My understanding is that the FPGA outputs a differential PLL clock, not a usab...; eeleader FPGA/CPLD

Preliminary analysis of the G problem of the electronic competition: For reference only I am moving house recently and all the instruments and equipment have been packed, so there is no actual testing and debugging. This plan is for reference only. I made this transcei...; RF-刘海石 Electronics Design Contest

Does JLINK support STM8 simulation download?: Does stvd support JLINK emulation? If so, how should it be set up?...; boesdt stm32/stm8

About DM9000AE eboot driver (wince): Is there an eboot driver for DM9000AE? Can you send me one? When I am debugging the bootloader, I find that the Probe fails and the network card chip cannot be found. The light on the board is not on....; losng Embedded System

Newbie's question!! First aid, about CCS loading .out problem: I use two boards controlled by Zhongda F28016 brushless motor. When I think I am ready, I load the .out file with CCS3.3, and the error " data verification failed at address 0x3F8000 please verify tar...; shesay Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components