EEWORLDEEWORLDEEWORLD

Part Number

Search

U74AHC1G86G-AL5-R

Description
2-INPUT EXCLUSIVE-OR GATE
Categorylogic    logic   
File Size141KB,5 Pages
ManufacturerUNISONIC TECHNOLOGIES CO.,LTD
Websitehttp://www.unisonic.com.tw/
Environmental Compliance
Download Datasheet Parametric Compare View All

U74AHC1G86G-AL5-R Overview

2-INPUT EXCLUSIVE-OR GATE

U74AHC1G86G-AL5-R Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerUNISONIC TECHNOLOGIES CO.,LTD
Parts packaging codeSOT-353
package instructionSOP,
Contacts5
Reach Compliance Codecompli
seriesAHC/VHC/H/U/V
JESD-30 codeR-PDSO-G5
Logic integrated circuit typeXOR GATE
Number of functions1
Number of entries2
Number of terminals5
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
propagation delay (tpd)14.5 ns
Certification statusNot Qualified
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)2 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
UNISONIC TECHNOLOGIES CO., LTD
U74AHC1G86
2-INPUT EXCLUSIVE-OR GATE
DESCRIPTION
The U74AHC1G86 is a 2-input EXCLUSIVE-OR gate, it provides
the Function Y=A♁B.
3
2
1
CMOS IC
5
4
SOT-25
FEATURES
* Operation voltage range: 2 ~ 5.5V
* Low power current: I
CC
=10μA(Max)
* High speed: t
PD
=4.3ns(Typ)
3
2
1
5
4
SOT-353
ORDERING INFORMATION
Ordering Number
Lead Free
Halogen Free
U74AHC1G86L-AF5-R
U74AHC1G86G-AF5-R
U74AHC1G86L-AL5-R
U74AHC1G86G-AL5-R
Package
SOT-25
SOT-353
Packing
Tape Reel
Tape Reel
MARKING
www.unisonic.com.tw
Copyright © 2011 Unisonic Technologies Co., Ltd
1 of 5
QW-R126-003.D

U74AHC1G86G-AL5-R Related Products

U74AHC1G86G-AL5-R U74AHC1G86L-AL5-R U74AHC1G86G-AF5-R U74AHC1G86_11
Description 2-INPUT EXCLUSIVE-OR GATE 2-INPUT EXCLUSIVE-OR GATE 2-INPUT EXCLUSIVE-OR GATE 2-INPUT EXCLUSIVE-OR GATE
Is it Rohs certified? conform to conform to conform to -
Maker UNISONIC TECHNOLOGIES CO.,LTD UNISONIC TECHNOLOGIES CO.,LTD UNISONIC TECHNOLOGIES CO.,LTD -
Parts packaging code SOT-353 SOT-353 SOT -
package instruction SOP, SOP, LSSOP, -
Contacts 5 5 5 -
Reach Compliance Code compli compli compli -
series AHC/VHC/H/U/V AHC/VHC/H/U/V AHC/VHC/H/U/V -
JESD-30 code R-PDSO-G5 R-PDSO-G5 R-PDSO-G5 -
Logic integrated circuit type XOR GATE XOR GATE XOR GATE -
Number of functions 1 1 1 -
Number of entries 2 2 2 -
Number of terminals 5 5 5 -
Maximum operating temperature 85 °C 85 °C 85 °C -
Minimum operating temperature -40 °C -40 °C -40 °C -
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY -
encapsulated code SOP SOP LSSOP -
Package shape RECTANGULAR RECTANGULAR RECTANGULAR -
Package form SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE, LOW PROFILE, SHRINK PITCH -
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED -
propagation delay (tpd) 14.5 ns 14.5 ns 14.5 ns -
Certification status Not Qualified Not Qualified Not Qualified -
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V -
Minimum supply voltage (Vsup) 2 V 2 V 2 V -
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V -
surface mount YES YES YES -
technology CMOS CMOS CMOS -
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL -
Terminal form GULL WING GULL WING GULL WING -
Terminal location DUAL DUAL DUAL -
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED -
crc16 source code sharing
// Copyright 2007 Altera Corporation. All rights reserved. // Altera products are protected under numerous U.S. and foreign patents, // maskwork rights, copyrights and other intellectual property laws...
eeleader FPGA/CPLD
[FPGA Design Problem] Three signal edges in the sensitivity list in Verilog
Data is sent when the rising edge of clock clk and signal A is high at the same time, but signal A has a fixed cycle (maintaining the high of 8 clocks), but when the rising edge of clock clk happens, ...
eeleader FPGA/CPLD
Newbie's question: What's wrong with the Baudrate calculation of my P89V51RD2?
Crystal: 32MHz Use timer2 as Baudrate Set TMOD = 0x21; // Use mode3 According to the formula Baud rate = fosc / (16 × (65536(RCAP2H, RCAP2L))) ---------------------------------------------------------...
liluo44 51mcu
I have used 430 to make DS18B20. Please help me modify the program.
Anyone who has used 430 to work on DS18B20, please help me modify the program. Below is the main function and the main parts of 18B20. Do you have any other questions? void main() { WDTCTL = WDTPW + W...
nwx8899 Microcontroller MCU
Data Acquisition Device Based on FPGA
[i=s]This post was last edited by paulhyde on 2014-9-15 04:13[/i] FPGA-based data acquisition deviceAbstract: A high-speed data acquisition system with FPGA as the core logic control module is designe...
napianlvse Electronics Design Contest
lm3s serial port interrupt receiving timeout interrupt is not triggered
I originally planned to judge the reception end flag in the timeout interrupt. If I set the serial port receiving FIFO to a depth of 6/8 and set the receiving FIFO interrupt and receiving timeout inte...
usthanos Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 189  2691  1819  415  1494  4  55  37  9  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号