EEWORLDEEWORLDEEWORLD

Part Number

Search

UCD4015BG-S16-T

Description
CMOS Dual 4-Stage Static Shift Register
Categorylogic    logic   
File Size223KB,8 Pages
ManufacturerUNISONIC TECHNOLOGIES CO.,LTD
Websitehttp://www.unisonic.com.tw/
Environmental Compliance
Download Datasheet Parametric Compare View All

UCD4015BG-S16-T Overview

CMOS Dual 4-Stage Static Shift Register

UCD4015BG-S16-T Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerUNISONIC TECHNOLOGIES CO.,LTD
package instructionSOP,
Reach Compliance Codecompliant
Counting directionRIGHT
series4000/14000/40000
JESD-30 codeR-PDSO-G16
length9.95 mm
Logic integrated circuit typeSERIAL IN PARALLEL OUT
Number of digits4
Number of functions2
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
propagation delay (tpd)320 ns
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)18 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Trigger typePOSITIVE EDGE
width3.9 mm
minfmax8.5 MHz
Base Number Matches1
UNISONIC TECHNOLOGIES CO., LTD
UCD4015B
Preliminary
CMOS IC
CMOS Dual 4-Stage Static
Shift Register
DESCRIPTION
UCD4015B
consists of two identical,independent,4-stage
serial-input/parallel-output
registers.
Each
register
has
independent CLOCK and RESET input as well as a single serial
DATA input. ”Q” outputs are available from each of the four
stages on both registers. All registers stages are D-type,
master-slave flip-flops. The logic level present at the DATA input
is transferred into the first register stage and shifted over one
stage at each positive-going clock transition. Resetting of all
stages is accomplished by a high level on the reset line. Register
expansion to 8 stages using one UCD4015 package or to more
than 8 stages using additional UCD4015’s is possible.
SOP-16
TSSOP-16
FEATURES
* 12MHz (typ.) clock rate at 10V
* Maximum input current of 1μA at 18V
* Fully static operation
* 8 master-slave flip-flops plus input and output buffering
APPLICATIONS
* General-purpose register
* Serial-input/parallel-output data queueing
* Serial to parallel data conversion
ORDERING INFORMATION
Ordering Number
Lead Free
Halogen Free
UCD4015BL-S16-T
UCD4015BG-S16-T
UCD4015BL-S16-R
UCD4015BG-S16-R
UCD4015BL-P16-T
UCD4015BG-P16-T
UCD4015BL-P16-R
UCD4015BG-P16-R
Package
SOP-16
SOP-16
TSSOP-16
TSSOP-16
Packing
Tube
Tape Reel
Tube
Tape Reel
www.unisonic.com.tw
Copyright © 2013 Unisonic Technologies Co., Ltd
1 of 8
QW-R502-875.b

UCD4015BG-S16-T Related Products

UCD4015BG-S16-T UCD4015BG-P16-R UCD4015BG-P16-T UCD4015BG-S16-R UCD4015BL-P16-R UCD4015BL-P16-T UCD4015BL-S16-R UCD4015BL-S16-T UCD4015B_15
Description CMOS Dual 4-Stage Static Shift Register CMOS Dual 4-Stage Static Shift Register CMOS Dual 4-Stage Static Shift Register CMOS Dual 4-Stage Static Shift Register CMOS Dual 4-Stage Static Shift Register CMOS Dual 4-Stage Static Shift Register CMOS Dual 4-Stage Static Shift Register CMOS Dual 4-Stage Static Shift Register CMOS Dual 4-Stage Static Shift Register
Is it Rohs certified? conform to conform to conform to conform to conform to conform to conform to conform to -
Maker UNISONIC TECHNOLOGIES CO.,LTD UNISONIC TECHNOLOGIES CO.,LTD UNISONIC TECHNOLOGIES CO.,LTD UNISONIC TECHNOLOGIES CO.,LTD UNISONIC TECHNOLOGIES CO.,LTD UNISONIC TECHNOLOGIES CO.,LTD UNISONIC TECHNOLOGIES CO.,LTD UNISONIC TECHNOLOGIES CO.,LTD -
package instruction SOP, TSSOP, TSSOP, SOP, TSSOP, TSSOP, SOP, SOP, -
Reach Compliance Code compliant compliant compliant compliant compliant compliant compliant compliant -
Counting direction RIGHT RIGHT RIGHT RIGHT RIGHT RIGHT RIGHT RIGHT -
series 4000/14000/40000 4000/14000/40000 4000/14000/40000 4000/14000/40000 4000/14000/40000 4000/14000/40000 4000/14000/40000 4000/14000/40000 -
JESD-30 code R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 -
length 9.95 mm 5 mm 5 mm 9.95 mm 5 mm 5 mm 9.95 mm 9.95 mm -
Logic integrated circuit type SERIAL IN PARALLEL OUT SERIAL IN PARALLEL OUT SERIAL IN PARALLEL OUT SERIAL IN PARALLEL OUT SERIAL IN PARALLEL OUT SERIAL IN PARALLEL OUT SERIAL IN PARALLEL OUT SERIAL IN PARALLEL OUT -
Number of digits 4 4 4 4 4 4 4 4 -
Number of functions 2 2 2 2 2 2 2 2 -
Number of terminals 16 16 16 16 16 16 16 16 -
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C -
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -
Output polarity TRUE TRUE TRUE TRUE TRUE TRUE TRUE TRUE -
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY -
encapsulated code SOP TSSOP TSSOP SOP TSSOP TSSOP SOP SOP -
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR -
Package form SMALL OUTLINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE SMALL OUTLINE -
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED -
propagation delay (tpd) 320 ns 320 ns 320 ns 320 ns 320 ns 320 ns 320 ns 320 ns -
Maximum seat height 1.75 mm 1.2 mm 1.2 mm 1.75 mm 1.2 mm 1.2 mm 1.75 mm 1.75 mm -
Maximum supply voltage (Vsup) 18 V 18 V 18 V 18 V 18 V 18 V 18 V 18 V -
Minimum supply voltage (Vsup) 3 V 3 V 3 V 3 V 3 V 3 V 3 V 3 V -
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V -
surface mount YES YES YES YES YES YES YES YES -
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS -
Temperature level AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE -
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING -
Terminal pitch 1.27 mm 0.65 mm 0.65 mm 1.27 mm 0.65 mm 0.65 mm 1.27 mm 1.27 mm -
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL -
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED -
Trigger type POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE -
width 3.9 mm 4.4 mm 4.4 mm 3.9 mm 4.4 mm 4.4 mm 3.9 mm 3.9 mm -
minfmax 8.5 MHz 8.5 MHz 8.5 MHz 8.5 MHz 8.5 MHz 8.5 MHz 8.5 MHz 8.5 MHz -
Base Number Matches 1 1 1 1 1 1 1 1 -
SIGMATEL's D-MAJOR MP3 Hard Drive Application Notes
SigmaTel D-Major audio decoder solutions are ideal for the hard drive layer. SigmaTel's single-chip solution provides users with lower overall BOM and lower power consumption. It integrates all the ba...
lorant Analog electronics
Happy Teacher's Day! Exclusive benefits for moderators and teacher netizens
[size=5][color=#ff0000][b]First of all, I wish you all a happy Teacher's Day!! [/b][/color][/size][size=4]During this festival, the Core Coin auction in our forum is still going on, and five auctions ...
okhxyyo Talking
Reset time problem
[Ask if you don't understand] The TPS3802 chip is selected as the reset chip. The manual says that the reset time is 400ms (meets the requirement). But this 400ms is the delay implemented inside the c...
shaorc Analog electronics
Can anyone compare the characteristics of op amps made of various materials?
I am designing a small digital data acquisition instrument recently, which includes the commonly used 0-10V voltage measurement and 0-20mA current measurement. In the past, I have always used such a c...
bigbat Analog electronics
Verilog HDL---Guidelines for Designing Synthesizable State Machines
1. Guiding principles for designing synthesizable state machines: ( 1 ) Use a one-hot state machine (i.e., a state machine with only one register set in each state). ( 2 ) It is recommended to use cas...
捍卫真理 FPGA/CPLD
[Wait for the light of Renesas R7F0] 4. Detailed explanation of pwm and timer registers
[i=s]This post was last edited by johnrey on 2014-8-25 10:48[/i] [align=left][color=#000000]The LED lights are the display of various dimming modes, such as preset, manual, automatic dimming, etc., so...
johnrey Renesas Electronics MCUs

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1780  304  74  15  2299  36  7  2  1  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号