DATA SHEET
BIPOLAR ANALOG INTEGRATED CIRCUIT
µ
PC8179TB
SILICON MMIC LOW CURRENT AMPLIFIER
FOR MOBILE COMMUNICATIONS
DESCRIPTION
The
µ
PC8179TB is a silicon monolithic integrated circuit designed as amplifier for mobile communications. This
IC can realize low current consumption with external chip inductor which can not be realized on internal 50
Ω
wideband matched IC. This low current amplifier operates on 3.0 V.
This IC is manufactured using NEC’s 30 GHz f
max
UHS0 (Ultra High Speed Process) silicon bipolar process. This
process uses direct silicon nitride passivation film and gold electrodes. These materials can protect the chip surface
from pollution and prevent corrosion/migration. Thus, this IC has excellent performance, uniformity and reliability.
FEATURES
• Low current consumption
• Supply voltage
• High efficiency
: I
CC
= 4.0 mA TYP. @ V
CC
= 3.0 V
: V
CC
= 2.4 to 3.3 V
: P
O (1 dB)
= +3.0 dBm TYP. @ f = 1.0 GHz
P
O (1 dB)
= +1.5 dBm TYP. @ f = 1.9 GHz
P
O (1 dB)
= +1.0 dBm TYP. @ f = 2.4 GHz
• Power gain
: G
P
= 13.5 dB TYP. @ f = 1.0 GHz
G
P
= 15.5 dB TYP. @ f = 1.9 GHz
G
P
= 15.5 dB TYP. @ f = 2.4 GHz
• Excellent isolation
: ISL = 44 dB TYP. @ f = 1.0 GHz
ISL = 42 dB TYP. @ f = 1.9 GHz
ISL = 41 dB TYP. @ f = 2.4 GHz
• Operating frequency
• Light weight
: 0.1 to 2.4 GHz (Output port LC matching)
: 7 mg (Standard value)
• High-density surface mounting : 6-pin super minimold package (2.0
×
1.25
×
0.9 mm)
APPLICATION
• Buffer amplifiers on 0.1 to 2.4 GHz mobile communications system
Caution Electro-static sensitive devices
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for
availability and additional information.
Document No. P14730EJ2V0DS00 (2nd edition)
Date Published August 2000 N CP(K)
Printed in Japan
©
2000
µ
PC8179TB
ORDERING INFORMATION
Part Number
Package
6-pin super minimold
Marking
C3C
Supplying Form
Embossed tape 8 mm wide.
1, 2, 3 pins face the perforation side of the tape.
Qty 3 kpcs/reel.
µ
PC8179TB-E3
Remark
To order evaluation samples, please contact your local NEC sales office.
(Part number for sample order:
µ
PC8179TB)
PIN CONNECTIONS
(Top View)
3
2
1
(Bottom View)
4
5
6
4
5
6
3
2
1
Pin No.
1
2
3
4
5
6
Pin Name
INPUT
GND
GND
OUTPUT
GND
V
CC
2
C3C
Data Sheet P14730EJ2V0DS00
µ
PC8179TB
PRODUCT LINE-UP (T
A
= +25 °C, V
CC
= V
out
= 3.0 V, Z
S
= Z
L
= 50
Ω
)
Parameter
1.0 GHz output port
matching frequency
I
CC
(mA)
1.9
4.0
2.8
4.2
5.6
G
P
(dB)
11
13.5
12.5
12.5
23
ISL
(dB)
39
44
39
38
40
P
O(1 dB)
(dBm)
−4.0
+3.0
−4.0
+2.5
−4.5
1.66 GHz output port
matching frequency
G
P
(dB)
−
−
13
15
19.5
ISL
(dB)
−
−
39
36
38
P
O(1 dB)
(dBm)
−
−
−4.0
+1.5
−8.5
1.9 GHz output port
matching frequency
G
P
(dB)
11.5
15.5
13
15
17.5
ISL
(dB)
40
42
37
34
35
P
O(1 dB)
(dBm)
−7.0
+1.5
−4.0
+0.5
−8.5
2.4 GHz output port
matching frequency
G
P
(dB)
11.5
15.5
−
−
−
ISL
(dB)
38
41
−
−
−
P
O(1 dB)
(dBm)
−7.5
+1.0
−
−
−
C3B
C3C
C2P
C2U
C2V
Marking
Part No.
µ
PC8178TB
µ
PC8179TB
µ
PC8128TB
µ
PC8151TB
µ
PC8152TB
Remark
Typical performance. Please refer to ELECTRICAL CHARACTERISTICS in detail.
SYSTEM APPLICATION EXAMPLE
Location examples in digital cellular
Low Noise Tr.
RX
DEMOD.
I
Q
SW
÷N
PLL
PLL
I
0°
TX
PA
φ
90°
Q
These ICs can be added to your system around
V
parts, when you need more isolation or gain. The application
herein, however, shows only examples, therefore the application can depend on your kit evaluation.
Data Sheet P14730EJ2V0DS00
3
µ
PC8179TB
PIN EXPLANATION
Applied
Voltage
(V)
−
Pin
Voltage
Note
(V)
1.09
Pin
No.
1
Pin
Name
INPUT
Function and Applications
Internal Equivalent Circuit
Signal input pin. A internal
matching circuit, configured with
resisters, enables 50
Ω
connec-
tion over a wide band. This pin
must be coupled to signal source
with capacitor for DC cut.
2
3
5
GND
0
−
Ground pin. This pin should be
connected to system ground with
minimum inductance. Ground
pattern on the board should be
formed as wide as possible.
All the ground pins must be con-
nected together with wide ground
pattern to decrease impedance
defference.
6
4
↓
4
OUTPUT
voltage
as same
as V
CC
through
external
inductor
−
Signal output pin. This pin is de-
signed as collector output. Due
to the high impedance output,
this pin should be externally
equipped with LC matching
circuit to next stage. For L, a
size 1005 chip inductor can be
chosen.
2
3
1
5
6
V
CC
2.4 to 3.3
−
Power supply pin. This pin
should be externally equipped
with bypass capacitor to
minimize its impedance.
Note
Pin voltage is measured at V
CC
= 3.0 V.
4
Data Sheet P14730EJ2V0DS00
µ
PC8179TB
ABSOLUTE MAXIMUM RATINGS
Parameter
Supply Voltage
Circuit Current
Power Dissipation
Symbol
V
CC
I
CC
P
D
Conditions
T
A
= +25 °C, Pin 4, Pin 6
T
A
= +25 °C
Mounted on double sided copper clad 50
×
50
×
1.6
mm epoxy glass PWB (T
A
= +85 °C)
Ratings
3.6
15
270
−40
to +85
−55
to +150
T
A
= +25 °C
+5
Unit
V
mA
mW
Operating Ambient Temperature
Storage Temperature
Input Power
T
A
T
stg
P
in
°C
°C
dBm
RECOMMENDED OPERATING CONDITIONS
Parameter
Supply Voltage
Symbol
V
CC
MIN.
2.4
−40
TYP.
3.0
MAX.
3.3
Unit
V
Remarks
The same voltage should be applied
to pin 4 and pin 6.
Operating Ambient Temperature
T
A
+25
+85
°C
ELECTRICAL CHARACTERISTICS
(Unless otherwise specified, T
A
= +25 °C, V
CC
= V
out
= 3.0 V, Z
S
= Z
L
= 50
Ω
, at LC matched frequency)
Parameter
Circuit Current
Power Gain
Symbol
I
CC
G
P
No signal
f = 1.0 GHz, P
in
=
−30
dBm
f = 1.9 GHz, P
in
=
−30
dBm
f = 2.4 GHz, P
in
=
−30
dBm
f = 1.0 GHz, P
in
=
−30
dBm
f = 1.9 GHz, P
in
=
−30
dBm
f = 2.4 GHz, P
in
=
−30
dBm
f = 1.0 GHz
f = 1.9 GHz
f = 2.4 GHz
f = 1.0 GHz
f = 1.9 GHz
f = 2.4 GHz
f = 1.0 GHz, P
in
=
−30
dBm
f = 1.9 GHz, P
in
=
−30
dBm
f = 2.4 GHz, P
in
=
−30
dBm
Conditions
MIN.
2.9
11.0
13.0
13.0
39
37
36
−0.5
−2.0
−3.0
−
−
−
4
4
6
TYP.
4.0
13.5
15.5
15.5
44
42
41
+3.0
+1.5
+1.0
5.0
5.0
5.0
7
7
9
MAX.
5.4
15.5
17.5
17.5
−
−
−
−
−
−
6.5
6.5
6.5
−
−
−
Unit
mA
dB
Isolation
ISL
dB
1 dB Gain Compression Output
Power
P
o(1dB)
dBm
Noise Figure
NF
dB
Input Return Loss
(Without matching circuit)
RL
in
dB
Data Sheet P14730EJ2V0DS00
5
京公网安备 11010802033920号
EEWORLD
