1812SC561ZAZ9A datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> capacitor> 1812SC561ZAZ9A

1812SC561ZAZ9A: DescriptionCeramic Capacitor, Multilayer, Ceramic, 1500V, 80% +Tol, 20% -Tol, X7R, 15% TC, 0.00056uF, Surface Mount, 1812, CHIP, ROHS COMPLIANT; CategoryPassive components capacitor; File Size50KB，2 Pages; ManufacturerAVX; Environmental Compliance

Download Datasheet Parametric View All

1812SC561ZAZ9A Overview

Ceramic Capacitor, Multilayer, Ceramic, 1500V, 80% +Tol, 20% -Tol, X7R, 15% TC, 0.00056uF, Surface Mount, 1812, CHIP, ROHS COMPLIANT

1812SC561ZAZ9A Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	, 1812
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.00056 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	2.54 mm
JESD-609 code	e3
length	4.5 mm
Manufacturer's serial number	1812
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
Package form	SMT
method of packing	BULK
positive tolerance	80%
Rated (DC) voltage (URdc)	1500 V
series	SIZE(FLEXITERM)HV
size code	1812
surface mount	YES
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND
width	3.2 mm

Preview

Download Datasheet

View All

High Voltage MLC Chips FLEXITERM

For 600V to 3000V Applications

High value, low leakage and small size are difficult parameters to obtain

in capacitors for high voltage systems. AVX special high voltage MLC

chips capacitors meet these performance characteristics and are de-

signed for applications such as snubbers in high frequency power con-

verters, resonators in SMPS, and high voltage coupling/DC blocking.

These high voltage chip designs exhibit low ESRs at high frequencies.

To make high voltage chips, larger physical sizes than are normally en-

countered are necessary. These larger sizes require that special precau-

tions be taken in applying these chips in surface mount assemblies. In

response to this, and to follow from the success of the FLEXITERM

range of low voltage parts, AVX is delighted to offer a FLEXITERM

high

voltage range of capacitors, FLEXITERM

The FLEXITERM

layer is designed to enhance the mechanical flexure

and temperature cycling performance of a standard ceramic capacitor,

giving customers a solution where board flexure or temperature cycle

damage are concerns.

HOW TO ORDER

1808

AVX

Style

0805

1206

1210

1808

1812

1825

2220

2225

***

272

Test Level

Voltage

Temperature Capacitance Code Capacitance

600V/630V = C

Coefficient

(2 significant digits

Tolerance

C0G: J = ±5%

1000V = A

C0G = A

+ no. of zeros)

K = ±10%

1500V = S

X7R = C

Examples:

M = ±20%

2000V = G

10 pF = 100

2500V = W

100 pF = 101 X7R: K = ±10%

M = ±20%

1,000 pF = 102

3000V = H

Z = +80%,

22,000 pF = 223

-20%

220,000 pF = 224

1 µF = 105

Termination*

Packaging

Special

Z = FLEXITERM

1 = 7" Reel

Code

100% Tin

3 = 13" Reel A = Standard

(RoHS Compliant) 9 = Bulk

Notes: Capacitors with X7R dielectrics are not intended for applications across AC supply mains or AC line filtering with polarity reversal. Contact plant for recommendations.

Contact factory for availability of Termination and Tolerance options for Specific Part Numbers.

***

AVX offers nonstandard chip sizes. Contact factory for details.

DIMENSIONS

SIZE

(L) Length

0805

1206

3.20 ± 0.20

(0.126 ± 0.008)

1.60 ± 0.20

(0.063 ± 0.008)

1.52

(0.060)

0.25 (0.010)

0.75 (0.030)

1210*

3.20 ± 0.20

(0.126 ± 0.008)

2.50 ± 0.20

(0.098 ± 0.008)

1.70

(0.067)

0.25 (0.010)

0.75 (0.030)

1808*

4.57 ± 0.25

(0.180 ± 0.010)

2.03 ± 0.25

(0.080 ± 0.010)

2.03

(0.080)

0.25 (0.010)

1.02 (0.040)

1812*

4.50 ± 0.30

(0.177 ± 0.012)

3.20 ± 0.20

(0.126 ± 0.008)

2.54

(0.100)

0.25 (0.010)

1.02 (0.040)

1825*

4.50 ± 0.30

(0.177 ± 0.012)

6.40 ± 0.30

(0.252 ± 0.012)

2.54

(0.100)

0.25 (0.010)

1.02 (0.040)

2.01 ± 0.20

(0.079 ± 0.008)

(W) Width

1.25 ± 0.20

(0.049 ± 0.008)

(T) Thickness

1.30

Max.

(0.051)

(t) terminal min. 0.50 ± 0.25

max. (0.020 ± 0.010)

*Reflow Soldering Only

millimeters (inches)

2220*

5.7 ± 0.40

(0.224 ± 0.016)

5.0 ± 0.40

(0.197 ± 0.016)

3.30

(0.130)

0.25 (0.010)

1.02 (0.040)

2225*

5.72 ± 0.25

(0.225 ± 0.010)

6.35 ± 0.25

(0.250 ± 0.010)

2.54

(0.100)

0.25 (0.010)

1.02 (0.040)

Recommended Resources

ADC0809 and PC bus interface circuit

Discharge type front memory circuit

2Y-2Y connection two-speed motor contactor control circuit

Simple two-tone generator circuit diagram

Hydraulic system overpressure and underpressure alarm circuit

5.1ch power amplifier circuit

How to connect wince to LAN (urgent): I wrote it in C#. How do I write the code for WinCE to connect to the LAN? Also, if I connect to the LAN, how can I access the shared files of the specified server? Thank you....; poiuyt Embedded System

EE Logic basic parameters and core chips: [size=5]Basic parameters of the analyzer[/size] 1. Sampling rate 100MHz 2. Sampling channels 16 3. Storage capacity (to be determined) 4. Storage depth (to be determined) 5. Measurement range 0-5V 6. ...; deweyled DIY/Open Source Hardware

How to use the same clock for two msp430g2553 chips: [i=s]This post was last edited by paulhyde on 2014-9-15 03:09[/i] As the title says, I am currently working on a problem of using an oscilloscope to display 8 decreasing circles, using the oscilloscop...; 施森林 Electronics Design Contest

Who discovered the latest changes in the forum?: {:1_144:} See who found it first~~ Take a screenshot and answer~~ The first person who answers correctly will receive 100 core coins...; okhxyyo Talking

Request Design Explorer 99 SE: Does anyone have the Design Explorer 99 SE installation package? If so, please share it with me. Thanks!...; 天辰 Download Centre

Trial Report 3-Some Summary on Face Recognition: After searching for information these days, I have basically figured out the algorithms for face recognition. Here is a brief description of the various algorithms: (1) FPGA hardware selection uses Xi...; qixiangyujj FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components