EEWORLDEEWORLDEEWORLD

Part Number

Search

LT1621_15

Description
Rail-to-Rail Current Sense Amplifier
File Size240KB,12 Pages
ManufacturerLinear ( ADI )
Websitehttp://www.analog.com/cn/index.html
Download Datasheet Compare View All

LT1621_15 Overview

Rail-to-Rail Current Sense Amplifier

LT1620/LT1621
Rail-to-Rail Current
Sense Amplifier
FEATURES
s
s
s
DESCRIPTIO
s
s
s
s
s
Accurate Output Current Programming
Usable in Charging Applications Up to 32V Output
Programmable Load Current Monitor for End-of-
Charging-Cycle Notification (16-Pin Version)
Dual Function IC (LT1621) Allows Convenient
Integration of Load and Input Current Sensing
Level-Shifted Current Sense Output for Current Mode
PWM Controllers
Can be Used for NiCd, NiMH, Lead-Acid and Lithium-
Ion Battery Charging
Greater than 96% Efficiency Possible in Charger
Applications
High Output Currents Possible: > 10A
Easily Obtained
The LT
®
1620 simplifies the design of high performance,
controlled current battery charging circuits when used in
conjunction with a current mode PWM controller IC.
The LT1620 regulates average output current independent
of input and output voltage variations. Output current can
be easily adjusted via a programming voltage applied to
the LT1620’s PROG pin.
Most current mode PWM controllers have limited output
voltage range because of common mode limitations on the
current sense inputs. The LT1620 overcomes this restric-
tion by providing a level-shifted current sense signal,
allowing a 0V to 32V output voltage range.
The 16-pin version of the LT1620 contains a program-
mable low charging current flag output. This output flag
can be used to signal when a Li-Ion battery charging cycle
is nearing completion.
The LT1621 incorporates two fully independent current
control circuits for dual loop applications.
, LTC and LT are registered trademarks of Linear Technology Corporation.
APPLICATI
s
s
s
s
S
High Current Battery Chargers
High Output Voltage DC/DC Converters
Constant Current Sources
Overcurrent Fault Protectors
TYPICAL APPLICATI
(V
BATT
+ 0.5V) TO 32V
V
IN
LTC1435
SYNCHRONOUS
BUCK
REGULATOR
I
TH
SENSE
+
V
IN
22µF
35V
×
2
I
BATT
TO 4A
V
BATT
1.43M
0.1%
SW
27µH
FB
110k
0.1%
0.025Ω
INTV
CC
0.1µF
6
V
CC
1
8
SENSE
AVG
2
7
I
OUT
PROG
LT1620MS8
3
GND
4
5
IN
IN
+
0.1µF
3k
1%
15.75k
1%
22µF
35V
EFFICIENCY (%)
+
LT1620/21 • F01
SIMPLIFIED SCHEMATIC. SEE FIGURE 2 FOR COMPLETE SCHEMATIC
Figure 1. Low Dropout, High Current Li-Ion Battery Charger
U
Efficiency
100
V
IN
= 24V
V
BATT
= 16V
95
V
BATT
= 12V
90
V
BATT
= 6V
85
80
75
0
1
3
4
2
BATTERY CHARGE CURRENT (A)
5
1620/21 • TA02
UO
UO
1

LT1621_15 Related Products

LT1621_15 LT1620_15
Description Rail-to-Rail Current Sense Amplifier Rail-to-Rail Current Sense Amplifier
Xilinx platform DDR3 design tutorial comprehensive chapter_Chinese version tutorial.pdf
Xilinx platform DDR3 design tutorial comprehensive chapter_Chinese version tutorial.pdf...
zxopenljx FPGA/CPLD
Ofweek Talent Network recruitment and job search results, let's talk about it
I would like to ask if you have used ofweek.com to recruit or apply for professional and technical positions. How effective is it? I accidentally learned about this website and wanted to do a survey t...
研究院hr Talking about work
EEWorld invites you to disassemble (fifth issue): dismantle power strips to learn circuits
Hi, everyone~~ The much-anticipated "Invite You to Disassemble" event is here again~~ In the past, our power strips were just multiple two-hole and three-hole sockets, which could be simply extended t...
okhxyyo Power technology
Everyone, please share your opinions
If your unit has to hold several meetings every day and share everything it does, would you find it offensive?...
kemasz Talking
The first pit of domestic FPGA chip Sipeed Tang Nano 4K running routine
I don’t know why I always get stuck on running routines when playing with boards recently. Last time it was the Pingtou Ge Bluetooth MESH board, and this time it was the Sipeed Tang Nano 4K board. Aft...
littleshrimp Domestic Chip Exchange
How to determine whether a signal is updated in ISE VHDL
I have an accumulator. When signals a and b are updated, a is added to b and then accumulated. I want to use active to determine whether the signal is updated. If (a'active and b'active) then the mach...
timdong FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 499  2107  1423  545  1288  11  43  29  26  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号