EEWORLDEEWORLDEEWORLD

Part Number

Search

ERA83-004

Description
1 A, 40 V, SILICON, SIGNAL DIODE
Categorysemiconductor    Discrete semiconductor   
File Size341KB,2 Pages
ManufacturerSUNMATE
Websitehttp://www.sunmate.tw/
Download Datasheet View All

ERA83-004 Overview

1 A, 40 V, SILICON, SIGNAL DIODE

ERA83-004
1.0A Axial Leaded Schottky Barrier Rectifier Diodes
Features
·
·
·
·
·
·
High current capability
H igh efficiency
High surge capability
High reliability
A
B
A
Low power loss
Lo w forward voltage drop
·
Lo w cost
Pb / RoHS Free
DO-41
Dim
A
B
C
D
Min
25.40
4.06
0.71
2.00
D
C
Mechanical Data
·
Case : DO-41 Molded plastic
·
Epo xy : UL94V-O rate flame retardant
·
Lead : A xial lead solderable per MIL-STD-202,
Method 208 guaranteed
·
Po larity : Color band denotes cathode end
·
Mount ing position : Any
·
W eight : 0.339 gram
Max
¾
5.21
0.864
2.72
All Dimensions in mm
Maximum Ratings and Electrical Characteristics
Rating at 25
°
C ambient temperature unless otherwise specified.
Single phase, half wave, 60 Hz, resistive or inductive load.
For capacitive load derate current by 20%.
RATING
Maximum Recurrent Peak Reverse Voltage
Maximum DC Blocking Voltage
Maximum Average Forward Current
T
L
= 115°C
SYMBOL
V
RRM
V
DC
I
F(AV
)
I
FSM
V
F
I
R
T
J
T
STG
VALUE
40
40
1.0
50
0.55
2.0
- 40 to + 125
- 40 to + 125
UNIT
V
V
A
A
V
mA
°C
°C
Maximum Non-Repetitive Peak Forward Surge Current
Maximum Forward Voltage at I
F
= 1.0 A
Maximum Reverse Current at V
RRM
Junction Temperature Range
Storage Temperature Range
1 of 2
ARM7 dynamic memory allocation problem
I use the LPC2138 chip and the development software is ADS. The program is as follows: int main(void) { uint8 flag = 0; sys = (SYS_TYPE *) malloc(sizeof(SYS_TYPE)); //Allocate dynamic memory space if(...
tyutlx ARM Technology
Cadence about flash pads
I am learning Cadence software recently. When I was learning to draw DIP package, I saw that I needed to draw the flash pad. I don’t quite understand it. I would like to ask a few naive questions and ...
feng134335 PCB Design
Why does the length of the waveform displayed by the logic analyzer become longer?
[color=#000][font=微软雅黑,]How can the length of the waveform displayed by the logic analyzer become longer? Is this related to the sampling depth? It cannot be greater than the sampling depth? [/font][/...
通通 FPGA/CPLD
Makefile sister term verilog
When using systermverilog for simulation, how to write vcs instructions in Makefile?...
xianw FPGA/CPLD
ADC0809 A/D converter basic application technology
[b]Basic knowledge[/b] ADC0809 is a CMOS component with an 8-bit A/D converter, an 8-way multiplexer, and microprocessor-compatible control logic. It is a successive approximation A/D converter that c...
呱呱 DIY/Open Source Hardware
How to pop up a prompt box in a win32 project?
RT, which is the dialog box that pops up after clicking a button with only the OK button. I am not familiar with win32, so I hope you can explain it in detail. Thank you. In addition, I would like to ...
kids Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1792  2465  404  1772  590  37  50  9  36  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号