EP120652 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> EP120652

EP120652: Description7 Pin Single-in-Line Package Passive Delay Lines; Categorylogic logic; File Size12KB，1 Pages; ManufacturerPCA Electronics Inc.; Websitehttp://www.pca.com/

Download Datasheet Parametric View All

EP120652 Overview

7 Pin Single-in-Line Package Passive Delay Lines

EP120652 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	PCA Electronics Inc.
Parts packaging code	SIP
package instruction	SIP-7
Contacts	7
Reach Compliance Code	compli
Other features	MAX RISE TIME CAPTURED
Input frequency maximum value (fmax)	10 MHz
JESD-30 code	R-XSIP-T7
JESD-609 code	e0
Logic integrated circuit type	PASSIVE DELAY LINE
Humidity sensitivity level	3
Number of functions	1
Number of taps/steps	5
Number of terminals	7
Maximum operating temperature	70 °C
Minimum operating temperature
Output impedance nominal value (Z0)	50 Ω
Output polarity	TRUE
Package body material	UNSPECIFIED
encapsulated code	SIP
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
programmable delay line	NO
Certification status	Not Qualified
Maximum seat height	6.35 mm
surface mount	NO
technology	HYBRID
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	SINGLE
Maximum time at peak reflow temperature	NOT SPECIFIED
Total delay nominal (td)	20 ns

Preview

Download Datasheet

View All

7 Pin Single-in-Line Package Passive Delay Lines

OHMS

±10%

DELAY

nS ±5%

±2 nS†

100

TAP

DELAYS

±5% or

±2 nS†

RISE

TIME

Max.

DCR

OHMS

Max.

PCA

PART

NUMBER

OHMS

±10%

DELAY

nS ±5%

±2 nS †

100

TAP

DELAYS

±5% or

±2 nS†

RISE

TIME

Max.

3. 3

DCR

OHMS

Max.

PCA

PART

NUMBER

0.3

0.5

0.8

1.2

1.8

2.3

2.5

3.5

4.2

4.5

5.2

EP120650

EP120651

EP120652

EP120653

EP120654

EP120655

EP120656

EP120657

EP120658

EP120659

EP120660

100

0.5

1.0

1.5

2.5

4.0

5.0

5.5

6.0

6.5

7.0

7.5

EP120661

EP120662

EP120663

EP120664

EP120665

EP120666

EP120667

EP120668

EP120669

EP120670

EP120671

†Whichever

is greater.

DC Electrical Characteristics

Distortion

Temperature Coefficient of Delay

Insulation Resistance @ 100 Vdc

Dielectric Strength

Min

Max

±10

100

Unit

PPM/°C

Meg Ohms

Vdc

Schematic

OUT

100

GROUND

Recommended Operating

Conditions

PW*

Pulse Width % of Total Delay

Duty Cycle

Operating Free Air Temperature

Min

200

Max

Unit

°C

Package Dimensions

*These two values are inter-dependent.

.250 Max.

.800 Max.

PCA

EP120650

Date Code

.022

Min.

.130 Min.

.195

Max

Input Pulse Test Conditions @ 25°C

VIN

TRI

PRR

Pulse Input Voltage

Pulse Width % of Total Delay

Input Rise Time (10 - 90%)

Pulse Repetition Rate @ Td

≤

150 nS

Pulse Repetition Rate @ Td > 150 nS

3 Volts

300 %

2.0 nS

1.0 MHz

300 KHz

.010

Typ.

.022

Typ.

.100 Typ.

DSD1206XX Rev. B 2/5/96

QAF-CSO1 Rev. B 8/25/94

Unless Otherwise Noted Dimensions in Inches

Tolerances:

Fractional = ± 1/32

.XX = ± .030

.XXX = ± .010

ELECTRONICS

INC.

16799 SCHOENBORN ST.

NORTH HILLS, CA 91343

TEL: (818) 892-0761

FAX: (818) 894-5791

Recommended Resources

Simple production of bile and stone mixed power

Automatic music timer circuit

Water shortage alarm circuit

Current expansion circuit diagram of external power tube

Positive 10V precision voltage reference circuit diagram

JJ2B-30～90 type variable voltage starter circuit

Error when using STM32 DMA: The initialization procedure is as follows: DMA_DeInit(DMA1_Channel1);//Reset DMA channel 1 DMA_InitStructure.DMA_PeripheralBaseAddr = ADC1_DR_Address; //Define DMA channel peripheral base address = A...; Mrye stm32/stm8

What does void (*oper(ChainBinTree *p ))) mean?: I've been studying binary tree algorithms recently, which involves the implementation of traversal. Here's the definition of a binary tree traversal function in the book: void BinTree_LDR(ChainBinTree...; HALO--117 Programming Basics

Share DDR2 control Verilog HDL program code: [size=4]The source program is as follows:[/size] [size=4]//---------------------------------------------------------------------------[/size] [size=4]//-- File name: Project_Ddr2.v[/size] [size=4]//--...; fish001 DSP and ARM Processors

Good stuff sharing, Cadence SPB15.7 video tutorial 1-7 (Dr. Yu version): You can watch it online or download it. The file is too large to upload. Here is the address, you can download it yourself. [url=http://www.sig007.com/videoclass/107.html]http://www.sig007.com/videocl...; cheeta PCB Design

Or EEPROM? How to use software to determine the size of EEPROM?: RT, I don't know if I can judge the size of an EEPROM by reading and writing abnormalities outside the address. For example, if an 8K EEPROM is written to an area outside the 8K area, if an abnormalit...; fjw10245 Embedded System

After waking up, the system freezes and no interrupt signal is found, but interrupts are continuously generated? ?: My situation is this: After waking up 2450 WinCE5.0, the machine freezes: except for a static image on the display, the system does not respond to other peripherals. Through the printed information, I...; Kane204 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components