EP9430-1000 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> EP9430-1000

EP9430-1000: Description14 Pin DIP Single Output TTL Compatible Active Delay Lines; Categorylogic logic; File Size13KB，1 Pages; ManufacturerPCA Electronics Inc.; Websitehttp://www.pca.com/

Download Datasheet Parametric View All

EP9430-1000 Overview

14 Pin DIP Single Output TTL Compatible Active Delay Lines

EP9430-1000 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	PCA Electronics Inc.
Parts packaging code	DIP
package instruction	DIP, DIP14,.3
Contacts	14/4
Reach Compliance Code	compli
Other features	MAX RISE TIME CAPTURED
series	TTL
Input frequency maximum value (fmax)	1 MHz
JESD-30 code	R-XDIP-T4
JESD-609 code	e0
Logic integrated circuit type	ACTIVE DELAY LINE
Humidity sensitivity level	3
Number of functions	1
Number of taps/steps	1
Number of terminals	4
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	TRUE
Package body material	UNSPECIFIED
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Maximum supply current (ICC)	75 mA
programmable delay line	NO
Prop。Delay @ Nom-Su	1000 ns
Certification status	Not Qualified
Maximum seat height	6.35 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Total delay nominal (td)	1000 ns
width	7.62 mm

Preview

Download Datasheet

View All

14 Pin DIP Single Output TTL Compatible Active Delay Lines

TIME DELAYS

(nS)

±5% or ±2 nS†

†Whichever

is greater.

PART

NUMBER

EP9430-5

EP9430-6

EP9430-7

EP9430-8

EP9430-9

EP9430-10

EP9430-11

EP9430-12

EP9430-13

EP9430-14

EP9430-15

EP9430-16

EP9430-17

EP9430-18

EP9430-19

EP9430-20

EP9430-21

EP9430-22

TIME DELAYS

(nS)

±5% or ±2 nS†

100

PART

NUMBER

EP9430-23

EP9430-24

EP9430-25

EP9430-30

EP9430-35

EP9430-40

EP9430-45

EP9430-50

EP9430-55

EP9430-60

EP9430-65

EP9430-70

EP9430-75

EP9430-80

EP9430-85

EP9430-90

EP9430-95

EP9430-100

TIME DELAYS

(nS)

±5% or ±2 nS†

125

150

175

200

225

250

275

300

350

400

500

600

700

800

900

1000

PART

NUMBER

EP9430-125

EP9430-150

EP9430-175

EP9430-200

EP9430-225

EP9430-250

EP9430-275

EP9430-300

EP9430-350

EP9430-400

EP9430-500

EP9430-600

EP9430-700

EP9430-800

EP9430-900

EP9430-1000

Delay Times referenced from input to leading edges at 25°C, 5.0V, with no load.

DC Electrical Characteristics

Parameter

Test Conditions

VOH

VOL

VIK

IIH

IIL

IOS

ICCH

ICCL

TRO

High-Level Output Voltage

Low-Level Output Voltage

Input Clamp Voltage

High-Level Input Current

Schematic

Min

Max Unit

0.5

-1.2

µA

1.0

-2

-100

20 TTL LOAD

10 TTL LOAD

8 OUTPUT

VCC = min. VIL = max. I OH = max 2.7

VCC = min. VIH = min. I OL= max

VCC = min. II = IIK

VCC = max. VIN = 2.7V

VCC = max. VIN = 5.25V

Low-Level Input Current

VCC = max. VIN = 0.5V

Short Circuit Output Current VCC = max. VOUT = 0.

-40

High-Level Supply Current VCC = max. VIN = OPEN

Low-Level Supply Current

VCC = max. VIN = 0

Output Rise Time

≤

500 nS (0.75 to 2.4 Volts)

Fanout High-Level Output

VCC = max. VOH = 2.7V

Fanout Low-Level Output

VCC = max. VOL = 0.5V

VCC

INPUT 1

7 GROUND

Recommended

Operating Conditions

VCC

VIH

VIL

IIK

IOH

IOL

PW*

Supply Voltage

High-Level Input Voltage

Low-Level Input Voltage

Input Clamp Current

High-Level Output Current

Low-Level Output Current

Pulse Width of Total Delay

Duty Cycle

Operating Free-Air Temperature

Package Dimensions

Min

4. 75

2.0

Max

5.25

0.8

-18

-1.0

Unit

°C

White Dot

Pin#1

PCA

EP9430-5

Date Code

.280

Max.

+70

.780 Max.

.250

Max.

.020

.040

.150 Typ.

.600

.365

Max.

.010

Typ.

*These two values are inter-dependent.

Input Pulse Test Conditions @ 25° C

EIN

TRI

PRR

VCC

Pulse Input Voltage

Pulse Width % of Total Delay

Pulse Rise Time (0.75 - 2.4 Volts)

Pulse Repetition Rate @ Td

≤

200 nS

Pulse Repetition Rate @ Td > 200 nS

Supply Voltage

3.2

110

2.0

1.0

100

5.0

Unit

Volts

MHz

KHz

Volts

.020

Typ.

DSD9430 Rev. A 2/5/96

QAF-CSO1 Rev. B 8/25/94

Unless Otherwise Noted Dimensions in Inches

Tolerances:

Fractional = ± 1/32

.XX = ± .030

.XXX = ± .010

ELECTRONICS

INC.

16799 SCHOENBORN ST.

NORTH HILLS, CA 91343

TEL: (818) 892-0761

FAX: (818) 894-5791

Recommended Resources

Remote control receiving circuit of Panasonic inverter air conditioner indoor unit control circuit

Transistor meter circuit c

Electric energy meter circuit

Typical application circuit diagram of MAX688, 689

Add AV2 interface and PAL60 function to remote control color TV

Computer motherboard circuit diagram 810 4_14

Wince6.0 IE's built-in printing function is not normal!!!: Wince6.0 supports the built-in printing function of IE, but the built-in printing of IE fails when calling the ExecWB function. However, the built-in printing of WordPad on the same system has no prob...; zhaojiang1 Embedded System

How to use BLACKBOX: The method is very simple, inspired by ISE's Core Generator. For example, every time a FIFO is generated, HDL code and ngc file will be generated. This ngc file is the synthesized netlist. The hdl fil...; eeleader-mcu FPGA/CPLD

An MP3 I made: [b]An MP3 I made before[/b] I once made a small MP3 experiment, using the ST solution. Some of the other parts were used for other purposes, and some were discarded. This small board was preserved, an...; 团团流水 MCU

I need help with the problem of connecting the GPRS Q24PLUS module to the FTP server. I hope you can help me.: 1，"AT v03.13" OK AT+WIPCFG=3 WIP Soft v202 on Open AT OS v313 May 24 2007 15:28:40 WIPlib:v2a07 English: I just came into contact with GPRS module, using Q24plus. The teacher asked the module to conne...; baidu123 Embedded System

How can I have money?: How do you make money? Please tell me a way to make money...; liushiming82 Talking

Huang Jianxiang becomes the new focus of the World Cup: At 23:00 on June 26, Beijing time (17:00 local time in Germany), the fifth match of the World Cup quarter-finals kicked off at the Frei Walter Stadium in Kaiserslautern. The game ended in a goalless d...; gaoyanmei Talking

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components