EEWORLDEEWORLDEEWORLD

Part Number

Search

3200-50FUMZS2S

Description
D Type Connector, 50 Contact(s), Female, 0.109 inch Pitch, Solder Terminal, #4-40, Plug
CategoryThe connector    The connector   
File Size207KB,1 Pages
ManufacturerWieson Technologies Co., Ltd.
Download Datasheet Parametric View All

3200-50FUMZS2S Overview

D Type Connector, 50 Contact(s), Female, 0.109 inch Pitch, Solder Terminal, #4-40, Plug

3200-50FUMZS2S Parametric

Parameter NameAttribute value
Objectid304262671
Reach Compliance Codeunknown
ECCN codeEAR99
body width0.494 inch
body length2.635 inch
Body/casing typePLUG
Contact to complete cooperationAU
Contact point genderFEMALE
Contact materialCOPPER ALLOY
contact modeSTAGGERED
Contact styleRND PIN-SKT
Insulator colorBLUE
insulator materialTHERMOPLASTIC
Manufacturer's serial number3200
Plug contact pitch0.109 inch
Match contact row spacing0.112 inch
Installation option 1#4-40
Installation option 2LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
PCB row number2
Number of rows loaded2
PCB contact patternSTAGGERED
PCB contact row spacing2.8448 mm
Plating thickness5u inch
GuidelineUL
reliabilityCOMMERCIAL
Shell surfaceZINC/YELLOW CHROMATE
Terminal length0.201 inch
Terminal pitch2.7686 mm
Termination typeSOLDER
Total number of contacts50
(A-Current Signal Detection Device) First Prize of Zhejiang Province_Hangzhou Dianzi University
[align=center][font=微软雅黑, "][size=14px][align=left]This design uses STM32F407 as the core to achieve isolated current measurement. Use TDA2030 to power amplify the input signal, and the current is tra...
sigma Electronics Design Contest
What is the Report ID in HID?
Hello everyone: I need to control a USB sound card via HID. I have successfully opened the USB device and called HidP_GetCaps. But when writing data via WriteFile, there is a problem. The API document...
jingdongbo Embedded System
【Altera soc experience tour】+ Implementation of wireless routing design based on ad hoc network on FPGA-SOC (3)
FPGA software part of the intermediate frequency design of DUC design of PFIR design This scheme requires the design of a 72-order 3-fold interpolation programmable FIR filter (i.e. PFIR), with an inp...
muhan9 FPGA/CPLD
【Discussion】Capture mode pulse counting
I want to use 430 to measure the number of pulses of an external input pulse in 1 second. I use Timer_A to set the timer for 1 second, and then define the input pin as capture mode. Every time a pulse...
wujieling Microcontroller MCU
EEWORLD University Hall----Hands on Sensorless 2(B)
Hands on Sensorless 2(B):https://training.eeworld.com.cn/course/181...
dongcuipin Talking
Is this what the 0 detection is like?
I often see posts about 0 detection, but I don't know what function they want to achieve. Some even cite foreign papers, which are very complicated and difficult to understand. I simulated the attache...
captzs Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2155  288  2048  1395  2415  44  6  42  29  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号